48 Cycles-per-macro block deblocking filter accelerator for high-resolution H.264/AVC decoding

Access Full Text

48 Cycles-per-macro block deblocking filter accelerator for high-resolution H.264/AVC decoding

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

This study presents a high-throughput deblocking filter accelerator with 48 cycles-per-macro-block processing capability for H.264. This innovation is achieved by considering both luminance data and chrominance data at the same time in arranging the filtering schedule. Cooperating with the filtering schedule, the proposed quadruple-filter-based architecture can simultaneously compute filtering of four edges. Besides, interleaved memory organisation is adopted to eliminate all the data conflicts. This design keeps the data scanning order compliant with that recommended for data communication between modules in H.264 systems. Hence, no interfacing overhead is required for reordering the input and output data. After being implemented by using a 0.18-µm CMOS technology, this work can achieve the real-time performance requirement of 6 K (6000×4000@30 fps) application when operated at 135 MHz frequency at a cost of 41.6 K gates along with 640 bytes single-port SRAM. Compared with previous works, the proposed design not only achieves higher real-time performance requirements but also possesses higher hardware computing efficiency.

Inspec keywords: video coding; filtering theory

Other keywords: quadruple-filter-based architecture; H.264/AVC decoding; block deblocking filter accelerator

Subjects: Filtering methods in signal processing; Image and video coding; Video signal processing

References

    1. 1)
      • Y.C. Chao , S.T. Wei , B.D. Liu , J.F. Yang . Combined CAVLC decoder, inverse quantizer, and transform kernel in compact H.264/AVC decoder. IEEE Trans. Circuits Syst. Video Technol. , 1 , 53 - 62
    2. 2)
      • F. Tobajas , G.M. Callico , P.A. Perez , V. Armas , R. Sarmiento . An efficient double-filter hardware architecture for H.264/AVC deblocking filtering. IEEE Trans. Consum. Electron. , 1 , 131 - 139
    3. 3)
      • Y.C. Lin , Y.L. Lin . A two-result-per-cycle deblocking filter architecture for QFHD H.264/AVC decoder. IEEE Trans. Very Large Scale Integr. Syst. , 6 , 838 - 843
    4. 4)
      • Kin, J., Na, S., Kyung, C.M.: `A low-power deblocking filter architecture for H.264 advanced video coding', Proc. Int. Conf. VLSI-SoC, October 2007, p. 190–193.
    5. 5)
      • B. Sheng , W. Gao , D. Wu . An implemented architecture of deblocking filter for H.264/AVC. Proc. IEEE Int. Conf. Image Processing , 665 - 668
    6. 6)
      • P. List , A. Joch , J. Lainema , G. Bjøntegaard , M. Karczewicz . Adaptive deblocking filter. IEEE Trans. Circuits Syst. Video Technol. , 7 , 614 - 619
    7. 7)
      • W. Lee , Y. Jung , S. Lee , J. Kim . High speed intra prediction scheme for H.264/AVC. IEEE Trans. Consum. Electron. , 4 , 1577 - 1582
    8. 8)
      • H. Schwarz , D. Marpe , T. Wiegand . Overview of the scalable video coding extension of the H.264/AVC standard. IEEE Trans. Circuits Syst. Video Technol. , 9 , 1103 - 1120
    9. 9)
      • Joint Video Team (JVT) of ISO/IEC MPEG&ITUT VCEG: ‘Advanced video coding for generic audiovisual services’. ISO/IEC 14496-10, March 2003.
    10. 10)
      • Artisan Component: ‘TSMC 0.18-µm process 1.8-volt SAGE-X standard cell library databook’, September 2003.
    11. 11)
      • Y.W. Huang , T.W. Chen , B.Y. Hsieh , T.C. Wang , T.H. Chang , L.G. Chen . Architecture design for deblocking filter in H.264/JVT/AVC. Proc. IEEE Int. Conf. Multimedia and Expo , I - 693
    12. 12)
      • C.M. Chen , C.H. Chen . Configurable VLSI architecture for deblocking filter in H.264/AVC. IEEE Trans. Very Large Scale Integr. Syst. , 8 , 1072 - 1082
    13. 13)
      • K. Xu , C.S. Choy . A five-stage pipeline, 204 cycles/MB, single-port SRAM-based deblocking filter for H.264/AVC. IEEE Trans. Circuits Syst. Video Technol. , 3 , 363 - 374
    14. 14)
      • T.M. Liu , W.P. Lee , T.A. Lin , C.Y. Lee . A memory-efficient deblocking filter for H.264/AVC video coding. Proc. IEEE Int. Symp. on Circuits Systems , 2140 - 2143
    15. 15)
      • Chien, C.A., Chang, H.C., Guo, J.I.: `A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding', Proc. IEEE Asia Pacific Conf. Circuits Systems, November 2008, p. 312–315.
    16. 16)
      • Lin, H.Y., Yang, J.J., Liu, B.D., Yang, J.F.: `Efficient deblocking filter architecture for H.264 video coders', Proc. IEEE Int. Symp. on Circuits Systems, May 2006, p. 2617–2620.
    17. 17)
      • RED Digital Cinema Camera Company: available at http://www.red.com/.
    18. 18)
      • Chao, Y.C., Lin, J.K., Yang, J.F., Liu, B.D.: `A high throughput and data reuse architecture for H.264/AVC deblocking filter', Proc. IEEE Asia and South Pacific Conf. Circuits Systems, December 2006, p. 1262–1265.
    19. 19)
      • T.M. Liu , W.P. Lee , C.Y. Lee . An in/post-loop deblocking filter with hybrid filtering schedule. IEEE Trans. Circuits Syst. Video Technol. , 7 , 937 - 943
    20. 20)
      • ‘Applications and requirements for scalable video coding’, ISO/IEC JTC1/SC29/WG11, N6880, 2005.
    21. 21)
      • Shih, S.Y., Chang, C.R., Lin, Y.L.: `A near optimal deblocking filter for H.264 advanced video coding', Proc. IEEE Asia and South Pacific Design Automation Conf., January 2006, p. 170–175.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2009.0242
Loading

Related content

content/journals/10.1049/iet-cds.2009.0242
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading