Scalable low-complexity B-spline discrete wavelet transform architecture

Access Full Text

Scalable low-complexity B-spline discrete wavelet transform architecture

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A scalable discrete wavelet transform architecture based on the B-spline factorisation is presented. In particular, it is shown that several wavelet filters of practical interest have a common structure in the distributed part of their B-spline factorisation. This common structure is effectively exploited to achieve scalability and to save multipliers compared with a direct polyphase B-spline implementation. Since the proposed solution is more robust to coefficient quantisation than direct polyphase B-spline, it features further complexity reduction. Synthesis results are reported for a 130-nm CMOS technology to enable accurate comparison with other implementations. Moreover, the performance of the new wavelet transform architecture, integrated in a complete JPEG2000 model, has been collected for several images.

Inspec keywords: splines (mathematics); wavelet transforms; CMOS integrated circuits; quantisation (signal); matrix decomposition

Other keywords: Scalable discrete wavelet transform architecture; low-complexity B-spline factorisation; CMOS technology; JPEG2000 model; complexity reduction; coefficient quantisation; direct polyphase B-spline; wavelet filters; size 130 nm; multipliers

Subjects: Interpolation and function approximation (numerical analysis); Integral transforms in numerical analysis; Linear algebra (numerical analysis); Filtering methods in signal processing; Integral transforms in numerical analysis; Signal processing theory; Linear algebra (numerical analysis); Interpolation and function approximation (numerical analysis); CMOS integrated circuits

References

    1. 1)
      • Boliek, M.: ‘JPEG 2000 final committee draft’, 2000.
    2. 2)
      • M. Antonini , M. Barlaud , P. Mathieu , I. Daubechies . Image coding using the wavelet transform. IEEE Trans. Image Process. , 2 , 205 - 220
    3. 3)
      • K.A. Kotteri , S. Barua , A.E. Bell , J.E. Carletta . A comparison of hardware implementations of the biorthogonal 9/7 DWT: convolution versus lifting. IEEE Trans. Circuits Syst. II , 5 , 256 - 260
    4. 4)
      • G. Strang , T. Nguyen . (1996) Wavelets and filter banks.
    5. 5)
      • P. Longa , A. Miri , M. Bolic . Modified distributed arithmetic based architecture for discrete wavelet transforms. IET Electron. Lett. , 4 , 270 - 271
    6. 6)
      • Tay, D.: `A class of lifting based integer wavelet transform', IEEE Int. Conf. on Image Processing, 2001, p. 602–605.
    7. 7)
      • C.T. Huang , P.C. Tseng , L.G. Chen . Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform. IEEE Trans. Signal Process. , 4 , 1080 - 1089
    8. 8)
      • K.A. Kotteri , A.E. Bell , J.E. Carletta . Multiplierless filter bank design: structures that improve both hardware and image compression performance. IEEE Trans. Circuits Syst. Video Technol. , 6 , 776 - 780
    9. 9)
      • I. Daubechies , W. Sweldens . Factoring wavelet transforms into lifting steps. J. Fourier Anal. Appl. , 3 , 247 - 269
    10. 10)
      • C.T. Huang , P.C. Tseng , L.G. Chen . VLSI architecture for forward discrete wavelet transform based on B-spline factorization. J. VLSI Signal Process. , 343 - 353
    11. 11)
      • M. Martina , G. Masera . Folded multiplierless lifting-based wavelet pipeline. IET Electron. Lett. , 5 , 27 - 28
    12. 12)
      • Cao, X., Xie, Q., Peng, C., Wang, Q., Yu, D.: `An efficient VLSI implementation of distributed architecture for DWT', IEEE Workshop on Multimedia Signal Processing, 2006, p. 364–367.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2009.0185
Loading

Related content

content/journals/10.1049/iet-cds.2009.0185
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading