© The Institution of Engineering and Technology
Data-pre-charged dynamic logic, also known as data-driven dynamic logic (D3L), is very efficient when low-power constraints are mandatory. Differently from conventional dynamic domino logic, which exploits a clock signal, D3L uses a subset of the input data signals for pre-charging the dynamic node, thus avoiding the clock distribution network. Power consumption is significantly reduced, but the pre-charge propagation path delay affects the speed performances and limits the energy–delay product (EDP) improvements. This study presents a new dynamic logic named split-path D3L (SPD3L) that overcomes the speed limitations of D3L. When applied to a 16×16 bit Booth multiplier realised with STMicroelectronics 65 nm 1V CMOS technology, the proposed technique leads to an EDP 25 and 30% lower than standard dynamic domino logic and conventional D3L counterparts, respectively.
References
-
-
1)
-
P. Gronowski ,
A. Chandrakasan ,
W.J. Bowhill ,
F. Fox
.
(2004)
Issues in dynamic logic design.
-
2)
-
S. Tam ,
S. Rusu ,
U. Nagarji Desai ,
R. Kim ,
J. Zhang ,
I. Young
.
Clock generation and distribution for the first IA-64 microprocessor.
IEEE J. Solid-State Circuits
,
11 ,
1545 -
1552
-
3)
-
S.K. Hsu ,
S.K. Mathew ,
M.A. Anders
.
A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90 nm CMOS.
IEEE J. Solid-State Circuits
,
1 ,
256 -
264
-
4)
-
R. Ho ,
K.W. Mai ,
M. Horowitz
.
The future of wires.
Proc. IEEE
,
4 ,
490 -
504
-
5)
-
I. Sutherland ,
R. Sproull ,
D. Harris
.
(1999)
Logical effort.
-
6)
-
S.F. Oberman ,
M.J. Flynn
.
Design issues in division and other floating-point operations.
IEEE Trans. Comput.
,
2 ,
154 -
161
-
7)
-
P.M. Kogge ,
H.S. Stone
.
A parallel algorithm for the efficient solution of a general class of recurrence equations.
IEEE Trans. Comput.
,
8 ,
786 -
793
-
8)
-
Rafati, R., Charaki, A.Z., Chaji, G.R., Fakhraie, S.M., Smith, K.C.: `Comparison of a 17 b multiplier in dual-rail domino and in dual-rail D', Proc. IEEE Int. Symp. Circuits and Systems, May 2002, 3, p. 257–260.
-
9)
-
Shepard, K.L., Narayanan, V.: `Noise in deep submicron digital design', Digest of Technical Papers of the 1996 IEEE/ACM Int. Conf. Computer-Aided Design, November 1996, p. 524–531.
-
10)
-
STMicroelectronics CORE65LPSVT_1.00V 4.0 Standard Cell Library User Manual & Data Book.
-
11)
-
M. Olivieri
.
Design of synchronous and asynchronous variable-latency pipelined multipliers.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
2 ,
365 -
376
-
12)
-
Elgebaly, M., Sachdev, M.: `A leakage tolerant energy efficient wide domino circuit technique', Proc. 45th Midwest Symp. Circuits and Systems, August 2002, 1, p. 487–490.
-
13)
-
J. Rabaey ,
A. Chandrakasan ,
B. Nikolic
.
(2003)
Digital integrated circuits.
-
14)
-
K.-S. Chong ,
B.-H. Gwee ,
J.-S. Chang
.
A micropower low-voltage multiplier with reduced spurious switching.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
2 ,
255 -
265
-
15)
-
K. Roy ,
S. Mukhopadhyay ,
H. Mahmoodi-Meimand
.
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits.
Proc. IEEE
,
2 ,
305 -
327
-
16)
-
H. Kawaguchi
.
A reduced clock-swing flip-flop (RCSFF) for 63% power reduction.
IEEE J. Solid-State Circuits
,
5 ,
807 -
811
-
17)
-
R. Rafati ,
S.M. Fakhraie ,
K.C. Smith
.
A 16-bit barrel-shifter implemented in data-driven dynamic logic (D3L).
IEEE Trans. Circuits Syst. I
,
10 ,
2194 -
2202
-
18)
-
F. Frustaci ,
M. Lanuzza ,
P. Zicari ,
S. Perri ,
P. Corsonello
.
Designing high speed adders in power-constrained environments.
IEEE Trans. Circuits Syst. II, Express Brief
,
2 ,
172 -
176
-
19)
-
P. Ng ,
P.T. Balsara ,
D. Steiss
.
Performance of CMOS differential circuits.
IEEE J. Solid-State Circuits
,
6 ,
841 -
846
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2009.0099
Related content
content/journals/10.1049/iet-cds.2009.0099
pub_keyword,iet_inspecKeyword,pub_concept
6
6