Distortion analysis of bootstrap switch using Volterra series

Access Full Text

Distortion analysis of bootstrap switch using Volterra series

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Linear behaviour of bootstrap switches is of critical importance in low-voltage analogue circuits and understanding the major factors affecting the linearity helps design a better switch. This study presents a theoretical approach for evaluating the distortion of bootstrap switches in the frequency domain based on the Volterra series. Five major factors affecting the linearity of the bootstrap switch are examined. In order to obtain a general design guideline the analysis is done in two parts. First, the distortion because of the non-linear IV characteristic of the main transistor of the switch is considered. In the second part, the distortion because of sampling errors, such as clock feed-through and charge injection, are added to the analysis. The theoretical results are verified by circuit simulations in a 0.18 µm CMOS process, using HSpice.

Inspec keywords: transistor circuits; linear network analysis; CMOS integrated circuits; switches; bootstrap circuits; analogue circuits; Volterra series

Other keywords: frequency domain; nonlinear I-V characteristic; charge injection; CMOS process; distortion analysis; bootstrap switches; linear behaviour; Volterra series; HSpice; low-voltage analogue circuits; transistor; size 0.18 mum; circuit simulations

Subjects: Relays and switches; Linear network analysis and design; CMOS integrated circuits

References

    1. 1)
      • Abo, A.M.: `Design for reliability of low-voltage, switched-capacitor circuits', 1999, PhD, University of California, Berkeley, CA, Gray, P.R..
    2. 2)
      • Steensgaard, J.: `Bootstrapped low-voltage analog switches', Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1999, 2, p. 29–32.
    3. 3)
      • M. Dessouky , A. Kaiser . Very low-voltage digital-audio modulator with ΔΣ 88-dB dynamic range using local switch bootstrapping. IEEE J. Solid-State Circuits , 3 , 349 - 355
    4. 4)
      • Cheung, V.S.L., Luong, H.C.: `A 0.9 V 0.5 W CMOS single-switched-op-amp signal-conditioning system for pacemaker applications', Proc. IEEE Int. Solid-State Circuits Conf., February 2003, 1, p. 408–409.
    5. 5)
      • W. Yu , S. Sen , B.H. Leung . Distortion analysis of MOS track-and-hold sampling mixers using time-varying volterra series. IEEE Trans. CAS II , 2 , 101 - 113
    6. 6)
      • M. Schetzen . (1989) The Volterra and Wiener theories of nonlinear systems.
    7. 7)
      • P. Wambaco , W. Sansen . (1998) Distortion analysis of analog integrated circuits.
    8. 8)
      • A. Gothenberg , H. Tenhunen . Performance analysis of sampling switches in voltage and frequency domains using Volterra series. ISCAS , 765 - 768
    9. 9)
      • Brown, T., Hakkarainen, M., Fiez, T.S.: `Prediction and characterization of frequency dependent MOS switch linearity and the design implications', 2006 IEEE Custom Integrated Circuits Conf., September 2006, p. 237–240.
    10. 10)
      • D. Aksin , M. Al-Shyoukh , F. Maloberti . Switch bootstrapping for precise sampling beyond supply voltage. IEEE J. Solid-State Circuits , 8 , 1938 - 1943
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2008.0354
Loading

Related content

content/journals/10.1049/iet-cds.2008.0354
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading