© The Institution of Engineering and Technology
Register exchange (RE) structures are commonly applied to survivor memory design for Viterbi decoders aiming at high-speed, low-latency requirements. The authors explore low-power RE survivor memory architectures based on the trace-forward concept. When trace-forward units (TFUs) are used to derive decoded outputs instead of pointing to merged states in trace-back applications, we have the freedom of selecting the length of TFUs for obtaining different segmented RE (SRE) structures. Using the inherent properties in the TFU and properly setting the initial values of registers in SRE structures, a significant saving in power dissipation and a reduced number of RE stages can then be achieved. Experimental results exhibit that about 54% savings in power can be obtained using our development compared to conventional RE structures.
References
-
-
1)
-
C.C. Lin ,
Y.H. Shih ,
H.C. Chang ,
C.Y. Lee
.
Design of a power-reduction Viterbi decoder for WLAN applications.
IEEE Trans. Circuits Syst. I, Reg. Pap.
,
6 ,
1148 -
1156
-
2)
-
T. Ishitani ,
K. Tansho ,
N. Miyahara ,
S. Kubota ,
S. Kato
.
A scarce-state-transition Viterbi-decoder VLSI for bit error correction.
IEEE J. Solid-State Circuits
,
575 -
582
-
3)
-
S. Wicker
.
(1995)
Error control systems for digital communication and storage.
-
4)
-
Y. Gang ,
A.T. Erdogan ,
T. Arslan
.
An efficient pre-traceback architecture for the Viterbi decoder targeting wireless communication applications.
IEEE Trans. Circuits Syst. I, Reg. Pap.
,
9 ,
1918 -
1927
-
5)
-
G.D. Forney
.
The Viterbi algorithm.
Proc. IEEE
,
3 ,
268 -
278
-
6)
-
P.J. Black ,
T.H.-Y. Meng
.
Hybrid survivor path architectures for Viterbi decoders.
Proc. IEEE Int. Conf. Acoust., Speech, Signal Process
,
433 -
436
-
7)
-
S. Kubota ,
S. Kato ,
T. Ishiotani
.
Novel Viterbi decoder VLSI implementation and its performance.
IEEE Trans. Commun.
,
8 ,
1170 -
1178
-
8)
-
J. Jin ,
C.Y. Tsui
.
Low-power limited-search parallel state Viterbi decoder implementation based on scarce state transition.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
10 ,
1172 -
1176
-
9)
-
G. Feygin ,
P.G. Gulak
.
Architectural tradoffs for survivor sequence memory management in Viterbi decoders.
IEEE Trans. Commun.
,
3 ,
425 -
429
-
10)
-
D.J. Lin ,
C.C. Lin ,
C.L. Chen ,
H.C. Chanh ,
C.Y. Lee
.
A low-power Viterbi decoder based on scarce state transition and variable truncation length.
Proc. IEEE Int. Symp. Design Automat. Test
,
1 -
4
-
11)
-
F. Sun ,
T. Zhang
.
Low-power state-parallel relaxed adaptive Viterbi decoder.
IEEE Trans. Circuits Syst. I, Reg. Pap.
,
5 ,
1060 -
1068
-
12)
-
M. Kamuf ,
V. Öwall ,
J.B. Aderson
.
Survivor path processing in Viterbi decoders using register exchange and traceforward.
IEEE Trans. Circuits Syst. II, Exp. Briefs
,
6 ,
537 -
541
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2008.0262
Related content
content/journals/10.1049/iet-cds.2008.0262
pub_keyword,iet_inspecKeyword,pub_concept
6
6