© The Institution of Engineering and Technology
A new class of partially structured LDPC codes is proposed and their performance evaluated. Part of the parity check matrix has a very regular structure that strongly simplifies implementation; a few randomly distributed ones, supported by a programmable ASIP (application specific instruction set processor), improve error correcting capabilities.
References
-
-
1)
-
R.G. Gallager
.
(1963)
Low density parity check codes.
-
2)
-
L. Ping ,
W.K. Leung ,
N. Phamdo
.
Low density parity check codes with semi-random parity check matrix.
Electron. Lett.
,
1 ,
38 -
39
-
3)
-
M. Yang ,
W.E. Ryan ,
Y. Li
.
Design of efficiently encodable moderate-length high-rate irregular LDPC codes.
IEEE Trans. Commun.
,
4 ,
564 -
571
-
4)
-
Zhang, Y., Ryan, W.E., Li, Y.: `Structured eIRA codes with low floors', Proc. IEEE Int. Symp. on Information Theory, September 2005, Adelaide, Australia, p. 174–178.
-
5)
-
Dinoi, L., Sottile, F., Benedetto, S.: `Design of variable-rate irregular LDPC codes with low error floor', Proc. IEEE Int. Conf. on Communications, May 2005, Seoul, South Korea, 1, p. 647–651.
-
6)
-
A. Hoffmann
.
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
,
11 ,
1338 -
1354
-
7)
-
Kim, E., Choi, G.S.: `Diagonal low-density parity-check code for simplified routing in decoder', IEEE Workshop on Signal Processing, November 2005, Athens, Greece.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20061668
Related content
content/journals/10.1049/el_20061668
pub_keyword,iet_inspecKeyword,pub_concept
6
6