Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Strain enhanced DC-RF performance of 0.13 µm nMOSFETs on flexible plastic substrate

Strain enhanced DC-RF performance of 0.13 µm nMOSFETs on flexible plastic substrate

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 14.3% saturation current Id,sat improvement and 0.75 dB minimum noise figure (NFmin) at 10 GHz were measured by applying ∼0.7% tensile strain for 16 finger, 0.13 µm RF MOSFETs with thin-body (40 µm) substrate mounted on plastic. These excellent results for mechanical-strain on DC-RF MOSFETs are better than those of SiN-capped 90 nm strained-Si nMOSFETs and consistent with device simulations.

References

    1. 1)
      • Takayama, T.: `A CPU on a plastic film substrate', Symp. on VLSI Tech. Dig., June 2004, p. 230–231.
    2. 2)
      • T. Ghani . A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. IED Int. Electron Device Mtg Tech. Dig. , 11.6.1 - 11.6.3
    3. 3)
      • D.S. Yu . Narrow-band band-pass filters on silicon substrates at 30 GHz. IEEE MTT-S Int. Microw. Symp. Dig. , 1467 - 1470
    4. 4)
    5. 5)
      • Ohguro, T.: `Improvement of high resistivity substrate for future mixed analog-digital application', Symp. on VLSI Tech. Dig., 2002, p. 158–159.
    6. 6)
      • K.T. Chan . Low RF loss and noise of transmission lines on Si substrates using an improved ion implantation process. IEEE MTT-S Int. Microw. Symp. Dig. , 963 - 966
    7. 7)
      • Kao, H.L.: `Modeling RF MOSFETs after electrical stress using low-noise microstrip line layout', RF IC Symp. Dig., June 2005, p. 157–160.
    8. 8)
      • W. Zhao . Partially depleted SOI MOSFETs under uniaxial tensile strain. IEEE Trans. Electron Devices , 317 - 323
    9. 9)
    10. 10)
      • A. Chin . RF passive devices on Si with excellent performance close to ideal devices designed by electro-magnetic simulation. IED Int. Electron Device Mtg Tech. Dig. , 375 - 378
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20061035
Loading

Related content

content/journals/10.1049/el_20061035
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address