Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Multiplication-free 8×8 2D DCT architecture using algebraic integer encoding

Multiplication-free 8×8 2D DCT architecture using algebraic integer encoding

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel architecture for a 2D 8×8 discrete cosine transform (DCT) is presented. The architecture uses a new algebraic integer encoding of a 1D radix-8 DCT that allows the separable computation of a 2D 8×8 DCT without any intermediate number representation conversions. This is a considerable improvement on previously introduced algebraic integer encoding techniques. Using this encoding scheme, an entire 8×8 2D DCT-SQ (scalar quantisation) algorithm can be implemented with only 24 adders.

References

    1. 1)
      • Dimitrov, V.S., Jullien, G.A., Miller, W.C.: `A new DCT algorithm based on encoding algebraic integers', ICASSP, 1998, Seattle, WA, USA, p. 1377–1380.
    2. 2)
    3. 3)
      • V. Dimitrov , G.A. Jullien . Multidimensional algebraic integer encoding for high performance implementation of the DCT and IDCT. Electron. Lett. , 7 , 602 - 603
    4. 4)
      • Y. Arai , T. Agui , M. Nakajima . A fast DCT-SQ scheme for images. Trans. IEICE , 11 , 1095 - 1097
    5. 5)
      • Shams, A., Pan, W., Chidanandan, A., Bayoumi, M.: `A low power high performance distributed DCT architecture', Proc. ISVLSI, 2002, Pittsburgh, PA, USA, p. 21–27.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_20046165
Loading

Related content

content/journals/10.1049/el_20046165
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address