Coprocessor for accelerated bit-true simulation of DSP applications
Bit-true simulation in DSP applications is very time consuming in comparison to functional-true simulation. This is caused by discrepancies in the finite word length features between the application and the simulating processor. The authors present a method for accelerating bit-true simulation based on a coprocessor with dedicated instructions.