Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Measurement of PLL phase error caused by power supply noise

Measurement of PLL phase error caused by power supply noise

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400 MHz microprocessor.

References

    1. 1)
      • K. Suzuki , M. Yamashina , T. Nakayama , M. Izumikawa , M. Nomura , H. Igura , H. Heiuchi , J. Goto , T. Inoue , Y. Koseki , H. Abiko , K. Okabe , A. Ono , Y. Yano , H. Yamada . A 500 MHZ, 32 bit, 0.4 mm CMOS RISC processor. IEEE J. Solid-State Circuits , 1464 - 1473
    2. 2)
      • N. Vasseghi , K. Yeager , E. Sarto , M. Seddighnezhad . 200-MHz superscalerRISC microprocessor. IEEE J. Solid-State Circuits , 1675 - 1686
    3. 3)
      • I.I. Novof , J. Austin , R. Kelkar , D. Strayer , S. Wyatt . Fully integrated CMOSphase-locked Loop with 15 to 240 MHz locking range and +/– 50 ps jitter. IEEE J. Solid-State Circuits , 1259 - 1266
    4. 4)
      • I.A. Young , J.K. Greason , K.L. Wong . A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. IEEE J. Solid-State Circuits , 1599 - 1607
    5. 5)
      • J. Montanaro , R.T. Witek , K. Anne , A.J. Black , E.M. Cooper , D.W. Dobberpuhl , P.M. Donahue , J. Eno , G.W. Hoeppner , D. Kruckmyer , T.H. Lee , P.C.M. Lin , L. Madden , D. Murray , M.H. Pearce , S. Santhanam , K.J. Snyder , R. Stephany , S.C. Thierauf . A 160-MHz, 32-b,., 0.5-W CMOS RISC microprocessor. IEEE J. Solid-State Circuits , 1703 - 1714
    6. 6)
      • C.F. Webb , C.J. Anderson , L. Sigal , K.L. Shepard , J.S. Liptay , J.D. Warnock , B. Curry , B.W. Krumm , M.D. Mayo , P.J. Camporese , E.M. Schwartz , M.S. Farrell , P.J. Restle , R.M. Averell , T.J. Slegel , W.V. Huott , Y.H. Chan , B. Wile , P.G. Emma , D.K. Beece , C.-T. Chuang , C. Price . A 400 MHz S/390 microprocessor. IEEE J. Solid-State Circuits , 1665 - 1675
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19981334
Loading

Related content

content/journals/10.1049/el_19981334
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address