© The Institution of Electrical Engineers
Secco and periodic etches have been used to delineate n+p and p+n junctions found in ULSI CMOS. Preliminary trials indicated that delineated depth depends on etch time. An interpretation of these results in terms of etching of the substrate material leads to a simple expression between delineated depth and etch time. Once this relation has been established the technique allows a quick and consistent check on two dimensional dopant profiles and has been used on shallow junctions found in deep submicrometre structures.
References
-
-
1)
-
J. Patel ,
A.D. Trigg
.
Cross-sectional characterization of semiconductor device structures using scanning electron microscopy.
GEC J. Research
,
240 -
246
-
2)
-
J.C. Carter ,
A.G.R. Evans ,
P.J. Timans ,
J.M.C. England
.
Millisecond annealing for CMOS source and drain implants.
J. Vac. Sci. Technol. B
,
4
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19911322
Related content
content/journals/10.1049/el_19911322
pub_keyword,iet_inspecKeyword,pub_concept
6
6