New CMOS resistor implementation for linear IC applications
A new CMOS implementation for a linearised floating resistance is presented, where the resistor value depends only on the β of a matched set of nMOS transistors, and on a bias current IB; it is independent of the threshold voltage VT. Simulated worst-case linearity for a unity-gain amplifier is around 1% for a ±2 V output swing.