Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Self-aligned GaAs gate heterojunction SISFET

Self-aligned GaAs gate heterojunction SISFET

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A self-aligned GaAs gate heterojunction enhancement-mode SISFET with a layer structure of n+-GaAs/undoped Al0.5Ga0.5As/undoped GaAs is fabricated and shows a high transconductance and a low threshold voltage. The highest transconductance at both room temperature and at 77 K ever reported on a long-channel GaAs gate SISFET, 197 mS/mm and 313 mS/mm, respectively, is obtained.

References

    1. 1)
      • M. Matsumoto , M. Ogura , T. Wada , N. Hashizume , T. Yao , Y. Hayashi . n+-GaAs/undoped GaAlAs/undoped GaAs fieldeffect transistor. Electron. Lett. , 462 - 463
    2. 2)
      • Maeza . IEEE Electron Device Lett.. IEEE Electron Device Lett. , 454 - 456
    3. 3)
      • P.M. Solomon , C.M. Knoedler , S.L. Wright . A GaAs gate heterojunction FET. IEEE Electron Device Lett.
    4. 4)
      • Y. Katayama . Jpn. J. Appl. Phys.. Jpn. J. Appl. Phys. , 150 - 152
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19870074
Loading

Related content

content/journals/10.1049/el_19870074
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address