Intelligent memory subsystem supporting memory virtualisation

Access Full Text

Intelligent memory subsystem supporting memory virtualisation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An intelligent memory subsystem has been implemented, autonomously supporting memory virtualisation. The subsystem directly interfaces the central processing unit with capability-based addressing features described in a previous letter. It is capable of obeying a set of commands, constituting low-level memory management mechanisms; these commands make it possible to state and dynamically change the portions of virtual space actually implemented in the physical memory.

Inspec keywords: virtual storage; computer architecture

Other keywords: low-level memory management mechanisms; intelligent memory subsystem; central processing unit; capability-based addressing features; memory virtual isobar

Subjects: File organisation; Computer architecture

References

    1. 1)
      • P.J. Denning . Virtual memory. Computing Surveys , 153 - 189
    2. 2)
      • R.S. Fabry . Capability-based addressing. Commun. ACM , 403 - 412
    3. 3)
      • T.A. Linden . Operating system structures to support security and reliable software. Computing Surveys , 409 - 444
    4. 4)
      • Scott Graham, G., Denning, P.J.: `Protection—principles and practice', Proceedings of AFIPS Spring Joint Computer Conference, 1972, 40, p. 417–424.
    5. 5)
      • Gehringer, E.F.: `Variable-length capabilities as a solution to the small-object problem', Proceedings of Seventh Symposium on operating systems principles, December 1978, Asilomar CA, p. 131–142.
    6. 6)
      • P. Corsini , L. Lopriore . Z8001-based central processing unit with capability addressing. Electron. Lett. , 780 - 782
    7. 7)
      • Corsini, P., Lopriore, L.: `A task-driven memory managing system for capability-based addressing environments', Technical Report R-83001, Selema-CNR Convention, 1983.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19830183
Loading

Related content

content/journals/10.1049/el_19830183
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading