Floating ideal FDNR using current conveyors

Access Full Text

Floating ideal FDNR using current conveyors

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Electrical Engineers
Published

A novel active current conveyor (CC II)-RC realisation of a floating admittance function Y(s) = s2D corresponding to an ideal FDNR element is reported. The scheme has the following advantages: (i) use of only two capacitors and a resistor; (ii) extremely low active sensitivities; (iii) single-resistor tunability of D; (iv) no design constraint involving component matching; (v) realisability of ideal FDNR even with nonideal CC II devices.

Inspec keywords: active networks; negative resistance

Other keywords: single-resistor tunability; current conveyors; resistor; CC II-RC realisation; capacitors; floating ideal frequency dependent negative resistance; floating admittance function

Subjects: Active filters and other active networks

References

    1. 1)
      • A.S. Sedra , K.C. Smith . A second generation current conveyor and its applications. IEEE Trans. , 132 - 134
    2. 2)
      • A.M. Soliman . Realisation of frequency dependent negative resistance using two capacitors and a single current conveyor. Proc. IEE , 1336 - 1337
    3. 3)
      • K. Pal . Novel FDNC simulation using current conveyors. Electron. Lett. , 639 - 641
    4. 4)
      • J.L. Huertas . Circuit implementation of current conveyor. Electron. Lett. , 225 - 226
    5. 5)
      • S.C. Dutta Roy . A circuit for floating inductance simulation. Proc. IEEE , 521 - 523
    6. 6)
      • W. de Jager , J. Smit . Application design and symbolic analysis of a current follower. IEE J. Electron. Circuits & Syst. , 2 , 79 - 84
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19830172
Loading

Related content

content/journals/10.1049/el_19830172
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading