Some results of testing m.o.s. transistors at elevated temperatures

Access Full Text

Some results of testing m.o.s. transistors at elevated temperatures

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Some results of testing p channel enhancement-type m.o.s. transistors with negative gate bias at elevated temperatures are given. Such a treatment causes an initial temporary decrease in the threshold voltage Vth, followed by a significant increase of this parameter which is dependent on bias, temperature and treatment time. It is thought that these changes in Vth and changes in other device parameters are due to high-temperature polarisation and then depolarisation of the phosphosilicate-glass stabilisation layer, as well as the slow trapping in silicon dioxide and creation of new surface states at the silicon-silicon-dioxide interface.

Inspec keywords: characteristics measurement; field effect transistors; semiconductor device testing

Other keywords: p channel enhancement type; elevated temperatures; testing; transistors with negative gate; metal oxide semiconductor

Subjects: Other electric variables measurement; Other field effect devices

References

    1. 1)
      • S.R. Hofstein . Stabilization of m.o.s. devices. Solid-State Electron. , 657 - 670
    2. 2)
      • E.H. Snow , M.E. Dumesnil . Space-charge polarisation in glass films. J. Appl. Phys. , 2123 - 2131
    3. 3)
      • E.H. Snow , B.E. Deal . Polarisation phenomena and other properties of phosphosilicate glass films on silicon. J. Electrochem. Soc. , 263 - 269
    4. 4)
      • H.S. Fu , C.T. Sah . Theory and experiments on surface 1/f noise. IEEE Trans. , 273 - 285
    5. 5)
      • Z. Lundström , S. Christensson , C. Svensson . Carrier trapping hysteresis in m.o.s. transistors. Phys. Status Solidi a , 395 - 407
    6. 6)
      • B.A. Mcdonald . Avalanche degradation of hFE. IEEE Trans. , 871 - 878
    7. 7)
      • B.E. Deal , M. Sklar , A.S. Grove , E.H. Snow . Characteristics of the surface-state charge (QSS) on thermally oxidised silicon. J. Electrochem. Soc. , 266 - 274
    8. 8)
      • Reynolds, F.H.: `The response of the threshold voltages of the transistors in simple m.o.s. circuits to tests at elevated temperatures', Proceedings of the 8th IEEE conference on reliability physics, 1971.
    9. 9)
      • S.T. Hsu . Surface-state related 1/f noise in m.o.s. transistors. Solid-State Electron. , 1451 - 1459
    10. 10)
      • Kerr, D.R.: `A review of instability mechanisms in passivation films', Proceedings of the 8th IEEE conference on reliability physics, 1971.
    11. 11)
      • F.H. Reynolds , R.W. Parrot , D. Braithwaite . Use of tests at elevated temperatures to accelerate the life of an m.o.s. integrated circuit. Proc. IEE , 475 - 485
    12. 12)
      • S.T. Hsu , D.J. Fitzgerald , A.S. Grove . Surface-state related 1/f noise in p-n junctions and m.o.s. transistors. Appl. Phys. Lett. , 287 - 289
    13. 13)
      • Y. Miura , Y. Matukura . Instability of m.o.s. structure. Jap. J. Appl. Phys. , 582 - 588
    14. 14)
      • B.L. Jones , R.E. Hurlston . VHF noise due to surface states in m.o.s. devices. Proc. Inst. Elec. Electron. Eng. , 152 - 153
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19720303
Loading

Related content

content/journals/10.1049/el_19720303
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading