http://iet.metastore.ingenta.com
1887

Phase noise mitigation architecture for wireless full-duplex transceivers

Phase noise mitigation architecture for wireless full-duplex transceivers

For access to this article, please select a purchase option:

Buy eFirst article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel transceiver architecture is proposed to mitigate the phase noise in the prevailing wireless full-duplex transceivers. In this architecture, an oscillator module is designed to generate both the transmitter and the receiver oscillator signals from one single oscillator. Particularly, a digitally-controlled delay module is used to control the delay of the receiver oscillator signal before mixing with the received signal at the down converter. By adjusting the delay value of the receiver oscillator signal, the power of residual self-interference (SI) after digital SI cancellation can be minimised. Analytical and simulation results show that the digital SI cancellation capability of the proposed architecture can be 18 dB better than that of the conventional architecture of sharing one oscillator for transmitter and receiver.

http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.5684
Loading

Related content

content/journals/10.1049/el.2018.5684
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address