References

• 1. 1)
     • 9. Yoshioka, K., Saito, R., Danjo, T., et al: ‘7-bit 0.8–1.2 gs/s dynamic architecture and frequency scaling subrange ADC with binary-search/flash live configuring technique’. VLSI Circuits Symp., Honolulu, HI, USA, June 2014, pp. 1–2.
  2. 2)
     • 2. Rappaport, T.S., Murdock, J.N., Gutierrez, F.: ‘State of the art in 60 GHz integrated circuits and systems for wireless communications’, Proc. IEEE, 2011, 99, (8), pp. 1390–1436 (doi: 10.1109/JPROC.2011.2143650).
  3. 3)
     • 5. Murmann, B.: ‘A/D converter trends: power dissipation, scaling and digitally assisted architectures’. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, CA, USA, September 2008, pp. 105–112.
  4. 4)
     • 7. Bernard, S., Azaïs, F., Comte, M., et al: ‘Adaptive LUT-based system for in situ ADC auto-correction’. IEEE IMS3TW, La Grande Motte, France, June 2010, pp. 1–6.
  5. 5)
     • 4. Li, G., Tousi, Y.M., Hassibi, A., et al: ‘Delay-line-based analog-to-digital converters’, TCAS II, 2009, 56, (6), pp. 464–468.
  6. 6)
     • 6. Sundstrom, T., Murmann, B., Svensson, C.: ‘Power dissipation bounds for high-speed Nyquist analog-to-digital converters’, TCAS I, Regul. Pap., 2009, 56, (3), pp. 509–518.
  7. 7)
     • 8. Miyahara, M., Mano, I., Nakayama, M., et al: ‘A 2.2 GS/s 7b 27.4 mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers’. IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, USA, February 2014, pp. 388–389.
  8. 8)
     • 2. Borkar, S.: ‘Design challenges of technology scaling’, Micro, 1999, 19, (4), pp. 23–29.
  9. 9)
     • 10. Chan, C.-H., Zhu, Y., Sin, S.-W., et al: ‘A 5.5 mw 6b 5GS/s 4 × -lnterleaved 3b/cycle SAR ADC in 65 nm CMOS’. IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, USA, February 2015, pp. 1–3.
  10. 10)
      • 3. Naraghi, S., Courcy, M., Flynn, M.P.: ‘A 9-bit, 14 μw and 0.06 mm2 pulse position modulation ADC in 90 nm digital CMOS’, JSSC, 2010, 45, (9), pp. 1870–1880.