Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Robust high-multiplication factor MDLL using IIR filter-based accumulated jitter reduction

A high-multiplication factor multiplying delay-locked loop (MDLL) with infinite impulse response filter-based accumulated jitter reduction technique is presented. In every output clock cycle, the proposed jitter reduction loop samples the periodic jitter, accumulates it, and subtracts accumulated jitter from the next output clock period. The proposed technique is applied to 10 MHz MDLL with 32 kHz reference clock, a multiplication factor of 313, shows 38% jitter reduction, and greatly improves MDLL locking even with high-supply noise. The MDLL implemented in 0.18 μm CMOS process consumes 42 μW and the core area is 0.043 mm2.

References

    1. 1)
    2. 2)
    3. 3)
      • 2. Ali, T., Hafez, A.A., Drost, R.J., et al: ‘A 4.6 GHz MDLL with −46 dBc reference spur and aperture position tuning’. Int. Solid-State Circuit Conf. Technical Digest, San Francisco, CA, USA, February 2011, pp. 464466.
    4. 4)
      • 1. Kim, H., Kim, Y., Kim, T., et al: ‘A 2.4 GHz 1.5 mW digital MDLL using pulse-width comparator and double injection technique in 28 nm CMOS’. Int. Solid-State Circuit Conf. Technical Digest, San Francisco, CA, USA, 31 January–4 February 2016, pp. 328329.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.1091
Loading

Related content

content/journals/10.1049/el.2018.1091
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address