A compact low-supply-voltage yet low-noise digital bang–bang PLL (DBBPLL) is proposed. The bang–bang phase detector is based on a dynamic double-tail latch which enables high time-to-voltage gain and low input-referred noise under tight power-supply headroom. The ring-based digitally controlled oscillator (DCO) is made of multiple g _m-controlled delay units and a constant-g _m-biased current DAC. By combining these two blocks, the DCO can now better tolerate supply noise and process variations. A prototype DBBPLL has been implemented in a mainstream 28 nm CMOS process with a compact die area of 0.014 mm². When operating at 2.6 GHz, it consumes 2.9 mW with 0.75 V supply and achieves low in-band phase noise of −105 dBc/Hz.

References

1. 1)
  - 8. Kim, B., Kundu, S., Kim, C.H., et al: ‘A 0.4–1.6 GHz spur-free bang–bang digital PLL in 65 nm with a D-flip-flop based frequency subtractor circuit’. Proc. Symp. VLSI Circuits, Kyoto, Japan, June 2015, pp. 140–141.
2. 2)
  - 1. Henzler, S., Koeppe, S., Lorenz, D., et al: ‘A local passive time interpolation concept for variation-tolerant high resolution time-to-digital conversion’, J. Solid-State Circuits, 2008, 43, (7), pp. 1666–1676 (doi: 10.1109/JSSC.2008.922712).
3. 3)
  - 4. Schinkel, D., Mensink, E., Klumperink, E., et al: ‘A double-tail latch-type voltage sense amplifier with 18 ps setup+hold time’. ISSCC Digest Technical Papers, San Francisco, CA, USA, February 2007, pp. 314–315.
4. 4)
  - 5. Kim, J., Leibowitz, B.S., Ren, J., et al: ‘Simulation and analysis of random decision errors in clocked comparators’, Trans. Circuits Syst. I, Regul. Pap., 2009, 56, (8), pp. 1844–1857 (doi: 10.1109/TCSI.2009.2028449).
5. 5)
  - 7. Kim, W., Park, J., Park, H., et al: ‘Layout synthesis and loop parameter optimization of a low-jitter all-digital pixel clock generator’, J. Solid-State Circuits, 2014, 49, (3), pp. 657–672 (doi: 10.1109/JSSC.2014.2298455).
6. 6)
  - 7. Straayer, M., Perrott, M.: ‘A multi-path gated ring oscillator TDC with first-order noise shaping’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1089–1098 (doi: 10.1109/JSSC.2009.2014709).
7. 7)
  - 6. Song, M., Kim, T., Kim, J., et al: ‘A 0.009 mm2 2.06 mW 32-to-2000 MHz 2nd-order ΔΣ analogous bang–bang digital PLL with feed-forward delay-locked and phase-locked operations in 14 nm FinFET technology’. ISSCC Digest Technical Papers, San Francisco, CA, USA, February 2015, pp. 1–3.
8. 8)
  - 2. Kim, K.S., Kim, Y.-H., Yu, W., et al: ‘A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier’, J. Solid-State Circuits, 2013, 48, (4), pp. 1009–1017 (doi: 10.1109/JSSC.2013.2237996).

0.75 V 2.6 GHz digital bang–bang PLL with dynamic double-tail phase detector and supply-noise-tolerant g _m-controlled DCO

References

Related content

0.75 V 2.6 GHz digital bang–bang PLL with dynamic double-tail phase detector and supply-noise-tolerant g m-controlled DCO

References

Related content

0.75 V 2.6 GHz digital bang–bang PLL with dynamic double-tail phase detector and supply-noise-tolerant g _m-controlled DCO