Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free 160 MS/s 20 MHz bandwidth third-order noise shaping SAR ADC

© The Institution of Engineering and Technology
Received 27/10/2017, Published 02/01/2018

This Letter proposes an operational-amplifier free with an embedded passive gain technique to implement an oversampling, noise shaping successive approximation register (SAR) ADCs. In the proposed scheme, the comparator noise, quantisation noise, settling errors and DAC thermal noise are alleviated. A third-order noise shaping SAR ADC with inserted passive gain design in 40 nm CMOS technology is well suited for low power application because of using passive elements like capacitors and switches. Due to the oversampling and shaping scheme, the structure can be used for high-speed and high-resolution operation.

Inspec keywords: operational amplifiers; passive networks; thermal noise; low-power electronics; CMOS integrated circuits; digital-analogue conversion; analogue-digital conversion; comparators (circuits)

Other keywords: shaping scheme; comparator noise; settling error; operational-amplifier; DAC thermal noise; embedded passive gain technique; passive element; CMOS technology; switch; capacitor; bandwidth 20 MHz; oversampling scheme; quantisation noise; size 40 nm; third-order noise shaping SAR ADC; noise shaping successive approximation register

Subjects: A/D and D/A convertors; Passive filters and other passive networks; CMOS integrated circuits; A/D and D/A convertors; Other analogue circuits; Amplifiers

References

    1. 1)
      • 3. Chen, Zh, Miyahara, M., Matsuzawa, A.: ‘A 2nd order fully-passive noise-shaping SAR ADC with embedded passive gain’. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Toyama, Japan, 2016, pp. 309–312, doi: 10.1109/ASSCC.2016.7844197.
    2. 2)
    3. 3)
    4. 4)
      • 2. Chen, Z., Miyahara, M., Matsuzawa, A.: ‘A 9.35-ENOB, 14.8fJ/conv.-step fully-passive noise-shaping SAR ADC’. IEEE Symp. on Very Large Scale Integration Circuits (VLSI Circuits), Kyoto, Japan, 2015, pp. C64–C65, doi: 10.1109/VLSIC.2015.7231329.
    5. 5)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.3969
Loading

Related content

content/journals/10.1049/el.2017.3969
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address