Controlling fixed trap charge effect in FinFET using heterodielectric BOX

Rajashree Das; Srimanta Baishya

Controlling fixed trap charge effect in FinFET using heterodielectric BOX

View Fulltext

Author(s): Rajashree Das¹ and Srimanta Baishya¹
- Affiliations: 1: Electronics and Communication Engineering, National Institute of Technology Silchar , Silchar 780010 , India
Source: Volume 54, Issue 4, 22 February 2018, p. 239 – 241
DOI: 10.1049/el.2017.3803 , Print ISSN 0013-5194, Online ISSN 1350-911X

Received 13/10/2017, Published 05/01/2018

This Letter presents an Si FinFET on heterodielectric BOX, where the effect of trap charges can be avoided. The investigation is based on a 3D simulation study. The BOX height also plays a significant role in the device characteristics. The effect of trap charges using homodielectric and heterodielectric BOX is verified by plotting the electron density across a 2D cross section in the middle of the channel. The authors further investigated the effect of temperatures, ranging from room temperature to higher temperatures. The FinFET, with heterodielectric BOX, shows no trap effect even when the temperature is varied. On the other hand, a visible temperature effect is observed in case of homodielectric BOX. Moreover, in case of homodielectric BOX, the ON–OFF performance metric, (Q) is affected in presence of trap charges; whereas no change is observed when a heterodielectric BOX is used. As such, it is found that the FinFET with heterodielectric BOX is more reliable and useful for current semiconductor industries.

References

1. 1)
  - 3. Nam, H., Shin, C.: ‘Impact of current flow shape in tapered (versus rectangular) FinFET on threshold voltage variation induced by work-function variation’, Trans. Electron Dev., 2014, 61, (6), pp. 2007–2011, (doi: 10.1109/TED.2014.2318696).
2. 2)
  - 5. Cheng, H-W., Li, F.-H., Han, M.-H., et al: ‘3D device simulation of work function and interface trap fluctuations on high-κ/metal gate devices’, Int. Electron Devices Meeting (IEDM), San Francisco, CA, 2010, pp. 15.6.1–15.6.4, doi: 10.1109/IEDM.2010.5703370.
3. 3)
  - 4. Tan, K.M., Liow, T.-Y., Lee, R.T.P., et al: ‘Strained p-channel FinFETs with extended Π-shaped silicon–germanium source and drain stressors’, Electron Dev. Lett., 2007, 28, (10), pp. 905–908, (doi: 10.1109/LED.2007.905406).
4. 4)
  - 8. Amoroso, S.M., Georgiev, V.P., Gerrer, L., et al: ‘Inverse scaling trends for charge-trapping-induced degradation of FinFETs performance’, Trans. Electron Dev., 2014, 61, (12), pp. 4014–4018, (doi: 10.1109/TED.2014.2363212).
5. 5)
  - 11. Chowdhury, N., Iannaccone, G., Fiori, G., et al: ‘Gan nanowire n-MOSFET with 5 nm channel length for applications in digital electronics’, Electron Dev. Lett., 2017, 38, (7), pp. 859–862, (doi: 10.1109/LED.2017.2703953).
6. 6)
  - 6. Ramos, J., Augendre, E., Kottantharayil, A., et al: ‘Experimental evidence of short-channel electron mobility degradation caused by interface charges located at the gate-edge of triple-gate FinFETs’. 8th Int. Conf. Solid-State and Integrated Circuit Technology Proc., Shanghai, 2006, pp. 72–74, doi: 10.1109/ICSICT.2006.306080.
7. 7)
  - 17. Yang, J.W., Zeitzoff, P.M., Tseng, H.H.: ‘Highly manufacturable double-gate FinFET with gate–source/drain underlap’, IEEE Trans. Electron Devices, 2007, 54, (6), pp. 1464–1470 (doi: 10.1109/TED.2007.896387).
8. 8)
  - 10. Sahay, S., Kumar, M.J.: ‘Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric BOX’, Trans. Electron Dev., 2015, 62, (11), pp. 3882–3886, (doi: 10.1109/TED.2015.2478955).
9. 9)
  - 7. Franco, J., Kaczer, B., Roussel, Ph.J., et al: ‘Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO2/HfO2 pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks’. Int. Electron Devices Meeting (IEDM), Washington, DC, 2013, pp. 15.2.1–15.2.4, doi: 10.1109/IEDM.2013.6724634.
10. 10)
  - 1. Chen, C.H., Fang, Y.C., Chu, S.Y.: ‘Effects of fin width on high-k/metal gate bulk FinFET devices’, Electron. Lett., 2014, 50, (16), pp. 1160–1162, (doi: 10.1049/el.2014.1117).
11. 11)
  - 9. Sentaurus Device User, Synopsys, 2009, p. 2009.

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Controlling fixed trap charge effect in FinFET using heterodielectric BOX

References

Related content