Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free High-gain and power-efficient dynamic amplifier for pipelined SAR ADCs

© The Institution of Engineering and Technology
Received 08/08/2017, Accepted 25/09/2017, Published 19/10/2017

A new power-efficient dynamic residue amplifier for pipelined successive-approximation-register (SAR) ADCs is presented. A complementary input pair and a reference level detection technique are proposed to improve the performance of the dynamic amplifier. At a 400 MS/s sampling rate, the proposed amplifier achieves a gain of 16. The input referred noise is 57.2 μV and the total harmonic distortion is –57.1 dB. The power consumption of the proposed amplifier is 55.6 μW in 28 nm CMOS technology.

Inspec keywords: harmonic distortion; reference circuits; flip-flops; CMOS integrated circuits; analogue-digital conversion; power amplifiers

Other keywords: power 55.6 muW; size 28 nm; gain 16 dB; power-efficient dynamic residue amplifier; total harmonic distortion; high-gain amplifier; complementary input pair; reference level detection technique; CMOS technology; pipelined SAR ADCs; voltage 57.2 muV; sampling rate

Subjects: A/D and D/A convertors; Amplifiers; Logic circuits; CMOS integrated circuits; A/D and D/A convertors; Power electronics, supply and supervisory circuits; Logic and switching circuits

References

    1. 1)
      • 4. Malki, B., Verbruggen, B., Wambacq, P., et al: ‘A complementary dynamic residue amplifier for a 67 dB SNDR 1.36 mW 170 MS/s pipelined SAR ADC’. Proc. IEEE ESSCIRC, Venice Lido, Italy, September 2014, pp. 215–218.
    2. 2)
      • 1. Lin, J., Miyahara, M., Matsuzawa, A.: ‘A 15.5 dB, wide signal swing, dynamic amplifier using a common-mode voltage detection technique’. Proc. IEEE Int. Symp. Circuits and Systems, Rio de Janeiro, Brazil, May 2011, pp. 21–24.
    3. 3)
      • 3. Lin, J., Miyahara, M., Matsuzawa, A.: ‘An ultra-low-voltage 160 MS/s 7 bit interpolated pipeline ADC using dynamic amplifier’. Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, USA, September 2013.
    4. 4)
    5. 5)
    6. 6)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.3041
Loading

Related content

content/journals/10.1049/el.2017.3041
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address