References

• 1. 1)
     • 5. Zolfaghari, A., Chan, A., Razavi, B.: ‘Stacked inductors and transformers in CMOS technology’, J. Solid-State Circuits, 2001, 36, pp. 620–628 (doi: 10.1109/4.913740).
  2. 2)
     • 4. Teo, T.H., Choi, Y.B., Liao, H., et al: ‘Characterization of symmetrical spiral inductor in 0.35 μm CMOS technology for RF application’, Solid State Electron., 2004, 48, pp. 1643–1650 (doi: 10.1016/j.sse.2004.04.004).
  3. 3)
     • 2. Wang, C., Kim, N.Y.: ‘Analytical optimization of high-performance and high-yield spiral inductor in integrated passive device technology’, Elsevier Microelectron. J., 2012, 43, pp. 176–181 (doi: 10.1016/j.mejo.2011.12.011).
  4. 4)
     • 3. Vanukuru, V.N.R., Chakravorty, A.: ‘Design of novel high-Q multipath parallel-stacked inductor’, Trans. Electron Devices, 2014, 61, (11), pp. 3905–3908 (doi: 10.1109/TED.2014.2359497).
  5. 5)
     • 10. Sagan, H.: ‘Space-filling curves’ (Springer-Verlag, New York, NY, USA, 1994).
  6. 6)
     • 1. Darabi, H., AbidI, A.A.: ‘A 4.5-mW 900-MHz CMOS receiver for wireless paging’, J. Solid-State Circuits, 2000, 35, (8), pp. 1085–1096 (doi: 10.1109/4.859497).
  7. 7)
     • 3. Patrick Yue, C., Simon Wong, S.: ‘Physical modeling of spiral inductors on silicon’, Trans. Electron. Dev., 2000, 47, pp. 560–567 (doi: 10.1109/16.824729).
  8. 8)
     • 7. Wanghui, Z., Diping, C., Wei, P., et al: ‘Experimental investigation of multi-path and metal-stacking structure for 8-shape on-chip inductors on standard CMOS’, Electron. Lett., 2016, 52, pp. 1998–1999 (doi: 10.1049/el.2016.3442).
  9. 9)
     • 8. Lazarus, N., Meyer, C., Bedair, S.: ‘Fractal inductors’, Trans. Magn., 2014, 50, pp. 1–8 (doi: 10.1109/TMAG.2013.2290510).
  10. 10)
      • 9. Shoute, G., Barlage, D.: ‘Fractal loop inductors’, Trans. Magn., 2015, 51, pp. 1–8 (doi: 10.1109/TMAG.2015.2388677).