access icon free Logic operation-based Design for Testability method and parallel test algorithm for 1T1R crossbar

Among resistive random access memory (RRAM) architectures, one transistor one memristor (1T1R) crossbar is the most fledged one. For 1T1R crossbar, a logic operation-based Design for Testability and parallel test algorithm, which is an improvement of March C*-1T1R test algorithm, are proposed. The pass-fail fault dictionary of the proposed test algorithm is analysed. Analytical results show that the proposed test algorithm can detect all the modelled faults caused by the parametric variation of memristors and traditional RAM. Compared with March MOM, March C* and March C*-1T1R, the test time of the proposed test algorithm is reduced with a little area overhead for a large size crossbar.

Inspec keywords: logic testing; memristors; design for testability; resistive RAM; logic design

Other keywords: March C*-1T1R test algorithm; area overhead; RRAM architecture; design-for-testability method; large-size crossbar; 1T1R crossbar; pass-fail fault dictionary; memristor parametric variation; logic operation; one-transistor one-memristor crossbar; March MOM; parallel test algorithm

Subjects: Digital storage; Logic design methods; Resistors; Memory circuits; Digital circuit design, modelling and testing

References

    1. 1)
    2. 2)
      • 6. Chen, C.Y., Li, J.F.: ‘Fault modeling and testing of 1T1R memristor memories’. IEEE VLSI Test Symp., 2015, p. 1.
    3. 3)
    4. 4)
    5. 5)
    6. 6)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.2424
Loading

Related content

content/journals/10.1049/el.2017.2424
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading