References

• 1. 1)
     • 2. Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z.: ‘A 10 bit 50 MS/s SAR ADC with a monotonic capacitor switching procedure’, IEEE J. Solid-State Circuits, 2010, 34, pp. 731–740 (doi: 10.1109/JSSC.2010.2042254).
  2. 2)
     • 25. Zhu, Y., Chan, Ch., Chio, U., et al: ‘A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1111–1121 (doi: 10.1109/JSSC.2010.2048498).
  3. 3)
     • 2. Lin, J.-Y., Hsieh, C.-C.: ‘A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS’, Trans. Circuits Syst. I Regul. Pap., 2015, 62, (1), pp. 70–79 (doi: 10.1109/TCSI.2014.2349571).
  4. 4)
     • 4. Tai, H.-Y., Hu, Y.-S., Chen, H.-W., et al: ‘A 0.85 fJ/conversion step 10b 200 kS/s subranging SAR ADC in 40 nm CMOS’. IEEE ISSCC Digest Technical Papers, San Francisco, CA, USA, February 2014, pp. 196–197.
  5. 5)
     • 5. Lee, P.C., Lin, J.Y., Hsieh, C.C.: ‘A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with input-range-adaptive switching’, Trans. Circuits Syst. I Regul. Pap., 2016, 63, (12), pp. 2149–2157 (doi: 10.1109/TCSI.2016.2617879).