© The Institution of Engineering and Technology
A modulated training pattern for intra-panel interface is proposed and is applied to design power-efficient clock and data recovery (CDR) circuits for intra-panel interface. By modulating the position of the rising edge of the training pattern, the number of the delay cells to generate the multi-phase clock to capture display data safely is reduced. As a result, power, area, and electro-magnetic interference characteristics can be improved over the conventional training pattern. A phase-locked loop-based CDR circuit with the proposed scheme in a 65 nm CMOS technology is designed. The measured lock range was between 6 and 10 Gbit/s and the power efficiency was 0.38 mW/Gbit/s at 10 Gbit/s inputs.
References
-
-
1)
-
2. Jang, S.C., Song, H.S., Ye, S., et al: ‘A 13.8 mW 3.0 Gb/s clock-embedded video interface with DLL-based data-recovery circuit’. ISSCC Digest of Technical Papers, San Francisco, CA, USA, February 2011, pp. 450–452.
-
2)
-
4. Kwon, J.-W., Park, S.M., Yoo, H.: ‘A 3.0 Gb/s clock data recovery circuits based on digital DLL for clock-embedded display interface’. Proc. ESSCIRC, Bordeaux, France, September 2012, pp. 454–457.
-
3)
-
3. Baek, D.H., Kim, B., Park, H., et al: ‘A 5.67 mW 9 Gb/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface’. ISSCC Digest of Technical Papers, San Francisco, CA, USA, February 2014, pp. 48–50.
-
4)
-
1. Yamguchi, K., Yoshihiko, H., Nakajima, K., et al: ‘A 2.0 Gb/s clock-embedded interface for full-HD 10b 120 Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery’. ISSCC Digest of Technical Papers, San Francisco, CA, USA, February 2009, pp. 192–194.
-
5)
-
5. Song, S.-J., Jin, X., Hwang, G.C., et al: ‘A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique’, J. Solid-State Circuits, 2003, 38, pp. 1213–1219 (doi: 10.1109/JSSC.2003.813292).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.1726
Related content
content/journals/10.1049/el.2017.1726
pub_keyword,iet_inspecKeyword,pub_concept
6
6