References

• 1. 1)
     • 1. Yan, S., Sanchez-Sinencio, E.: ‘A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth’, IEEE J. Solid-State Circuits, 2004, 39, (1), pp. 75–86 (doi: 10.1109/JSSC.2003.820856).
  2. 2)
     • 1. Dong, Y., Zhao, J., Yang, W., et al: ‘A 930 mW 69 dB-DR 465 MHz-BW CT 1-2 MASH ADC in 28 nm CMOS’. ISSCC Dig. Tech. Papers, San Francisco, CA, USA, February 2016, pp. 279–280.
  3. 3)
     • 1. Cherry, J., Snelgrove, W.: ‘Excess loop delay in continuous time delta sigma modulators’, IEEE Trans. Circuits Syst., 1999, 46, (4), pp. 376–389 (doi: 10.1109/82.755409).
  4. 4)
     • 2. Wu, S.-H., Kao, T.-K., Lee, Z.-M., Chen, P., Tsai, J.-Y.: ‘A 160 MHz-BW 72 dB-DR 40 mW continuous-time ΔΣ modulator in 16 nm CMOS with analog ISI-reduction technique’. ISSCC Dig. Tech. Papers, San Francisco, CA, USA, February 2016, pp. 280–282.
  5. 5)
     • 3. Edward, A., Liu, Q., Briseno-Vidrios, C., et al: ‘A 43-mW MASH 2-2 CT ΣΔ modulator attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS’, J. Solid-State Circ., 2017, 52, pp. 448–459 (doi: 10.1109/JSSC.2016.2616361).
  6. 6)
     • 6. Mitteregger, G., Ebner, C., Meching, S., Blon, T., Holuigue, C., Romani, E.: ‘A20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB’, J. Solid-State Circ., 2006, 41, (12), pp. 2641–2649 (doi: 10.1109/JSSC.2006.884332).