© The Institution of Engineering and Technology
A self-adjusting sensing circuit spin-torque transfer magnetic random access memory (STT-MRAM) is proposed. STT-MRAM is considered to be the most promising candidate among the new emerging memories. However, read performance has emerged as a new bottleneck, because of its low tunnelling magneto-resistance ratio (TMR) and low read current. The proposed self-adjusting sensing circuit shows an improved sensing margin, overcoming the weaknesses of the STT-MRAM. The proposed circuit using Verilog-A model, a 65 nm complementary metal–oxide–semiconductor process also evaluated, and Monte Carlo analysis. The results of analysis show that the proposed circuit ensures a certain sensing margin, which is more than 200 mV in TMR 150% and about 50 mV in TMR 100%.
References
-
-
1)
-
3. Sun, Z., Li, H., Chen, Y., Wang, X.: ‘Voltage driven nondestructive self-reference sensing scheme of spin-transfer torque memory’, IEEE Trans. VLSI Syst., 2012, 20, (11), pp. 2020–2030 (doi: 10.1109/TVLSI.2011.2166282).
-
2)
-
2. Noguchi, H., Ikegami, K., Takaya, S., et al: ‘4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write/read-modify-write scheme’. Int. Conf. Solid-State Circuits, San Fransisco, CA, USA, February 2016, pp. 132–133, .
-
3)
-
1. Li, H., Chen, Y.: ‘Non-volatile memory design: magnetic, resistive, and phase change’ (CRC Press, Boca Raton, FL, USA, 2011, 1st edn.).
-
4)
-
4. Ryu, J.-W., Kwon, K.-W.: ‘A reliable 2T2MTJ nonvolatile static gain cell STT-MRAM with self-referencing sensing circuits for embedded memory application’, IEEE Trans. Magn., 2016, 52, (4), pp. 1–10 (doi: 10.1109/TMAG.2015.2495253).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.3877
Related content
content/journals/10.1049/el.2016.3877
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Self-adjusting sensing circuit without speed penalty for reliable STT-MRAM