access icon free UIBF decoding to lower the error floors of high-rate systematic LDPC codes

An unreliability-based information bit flipping (UIBF) decoding using cyclic redundancy check is proposed to lower the error floors of high-rate systematic low-density parity-check (LDPC) codes. Unsuccessfully decoded codeword is redecoded by the UIBF decoding with very low complexity at the end of every iteration of the sum–product (SP) decoding. The proposed scheme is applied to LDPC codes of the IEEE 802.16e standard. Simulation results show that the proposed scheme effectively lowers the error floors of systematic LDPC codes with smaller number of iterations compared with the conventional SP decoding scheme, which leads to the reduced power consumption and increased data throughput.

Inspec keywords: parity check codes; iterative decoding

Other keywords: IEEE 802.16e standard; SP decoding scheme; UIBF decoding; error floors; unreliability based information bit flipping; cyclic redundancy check; SP decoding; decoded codeword; high-rate systematic LDPC codes; sum product decoding

Subjects: Codes

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 6. Richardson, T.: ‘Error floors of LDPC codes’. Proc. of 41st Allerton Conf. on Communication, Control, and Computing, Monticello, IL, USA, October 2003, pp. 14261435.
    7. 7)
    8. 8)
      • 11. Zhang, Z., Dolecek, L., Nikolic, B., Anantharam, V., Wainwright, M.: ‘GEN03-6: investigation of error floors of structured low-density parity-check codes by hardware emulation’. Proc. of 49th IEEE Global Telecommunications Conf., San Francisco, CA, USA, November 2006, pp. 16.
    9. 9)
    10. 10)
      • 3. Zhang, Y., Zhang, C., Yan, Z., Chen, S., Jiang, H.: ‘A high-throughput multi-rate LDPC decoder for error correction of solid-state drives’. Proc. of IEEE Workshop on Signal Processing Systems (SiPS), Hangzhou, China, October 2015, pp. 16.
    11. 11)
      • 4. IEEE Std. 802.16.: ‘IEEE standard for local and metropolitan area network part 16: air interface for fixed and mobile broadband access systems’, 2004.
    12. 12)
      • 12. Kodali, R.K., Boppana, L.: ‘FPGA implementation of energy efficient multiplication over GF(2m) for ECC’. Proc. of Int. Conf. on Advances in Computing, Communications and Informatics, Delhi, India, September 2014, pp. 18151821.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.2827
Loading

Related content

content/journals/10.1049/el.2016.2827
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading