http://iet.metastore.ingenta.com
1887

Experimental verification of on-chip CMOS fractional-order capacitor emulators

Experimental verification of on-chip CMOS fractional-order capacitor emulators

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The experimental results from a fabricated integrated circuit of fractional-order capacitor emulators are reported. The chip contains emulators of capacitors of orders 0.3, 0.4, 0.5, 0.6 and 0.7 with nano-Farad pseudo-capacitances that can be adjusted through a bias current. Two off-chip capacitors are used to set the bandwidth of each emulator independently. The chip was designed in Austria microsystems (AMS) 0.35μ CMOS.

References

    1. 1)
    2. 2)
    3. 3)
      • P. Ahmadi , B.J. Maundy , A.S. Elwakil , L. Belostotski .
        3. Ahmadi, P., Maundy, B.J., Elwakil, A.S., Belostotski, L.: ‘High quality factor asymmetric-slope band-pass filters: a fractional-order capacitor approach’, IET Circuits Devices Syst., 2012, 6, (4), pp. 141210.
        . IET Circuits Devices Syst. , 4 , 141 - 210
    4. 4)
    5. 5)
    6. 6)
      • A. Adhikary , M. Khanra , S. Sen , K. Biswas .
        6. Adhikary, A., Khanra, M., Sen, S., Biswas, K.: ‘Realization of a carbon nanotube based electrochemical factor’. IEEE Int. Symp. on Circuits and Systems (ISCAS), Lisbon, Portugal, May 2015, pp. 23292332.
        . IEEE Int. Symp. on Circuits and Systems (ISCAS) , 2329 - 2332
    7. 7)
      • J. Valsa , J. Vlach .
        7. Valsa, J., Vlach, J.: ‘RC models of a constant phase element’, Int. J. Circuit Theory Appl., 2013, 41, (1), pp. 5967.
        . Int. J. Circuit Theory Appl. , 1 , 59 - 67
    8. 8)
    9. 9)
      • C. Psychalinos , A.S. Elwakil , B. Maundy , A. Allagui .
        9. Psychalinos, C., Elwakil, A.S., Maundy, B., Allagui, A.: ‘Analysis and realization of a switched fractional-order-capacitor integrator’, Int. J. Circuit Theory Appl., doi: i10.1002/cta.2197, in press.
        . Int. J. Circuit Theory Appl.
    10. 10)
      • I. Dimeas , G. Tsirimokou , C. Psychalinos , A.S. Elwakil .
        10. Dimeas, I., Tsirimokou, G., Psychalinos, C., Elwakil, A.S.: ‘Realization of fractional-order capacitor and inductor emulators using current feedback operational amplifiers’. Int. Symp. on Nonlinear Theory and its Application (NOLTA), Hong Kong, China, December 2015, pp. 237240.
        . Int. Symp. on Nonlinear Theory and its Application (NOLTA) , 237 - 240
    11. 11)
    12. 12)
      • G. Gupta , R. Yadav .
        12. Gupta, G., Yadav, R.: ‘Design of improved fractional order integrators using indirect discretization method’, Int. J. Comput. Appl., 2012, 59, (14), pp. 1924.
        . Int. J. Comput. Appl. , 14 , 19 - 24
    13. 13)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.1457
Loading

Related content

content/journals/10.1049/el.2016.1457
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address