http://iet.metastore.ingenta.com
1887

Comparator offset calibration using unbalanced clocks for high speed and high power efficiency

Comparator offset calibration using unbalanced clocks for high speed and high power efficiency

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel comparator offset calibration using unbalanced clocks is proposed. The new technique avoids loading the comparator core with trimming elements, thus maximising the comparator speed and power efficiency. Simulations show that a comparator utilising the proposed calibration achieves near-native speed and noise performance. It also achieves superior energy-delay-noise product over comparators with conventional calibrations.

http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.1157
Loading

Related content

content/journals/10.1049/el.2016.1157
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address