An improved self-blocking flip-flop design is proposed. With smaller clock load and simpler structure, the proposed design is compared with previous flip-flop structures. In the same size of input/output transistors and load capacitance, the proposed structure shows a better performance in speed improvement and power saving by simulation.