© The Institution of Engineering and Technology
The core processing step of the noise reduction median filter technique is to find the median within a window of integers. A four-step procedure method to compute the running median of the last N W-bit stream of integers showing area and time benefits is proposed. The method slices integers into groups of B-bit using a pipeline of W/B blocks. From the method, an architecture is developed giving a designer the flexibility to exchange area gains for faster frequency of operation, or vice versa, by adjusting N, W and B parameter values. Gains in area of around 40%, or in frequency of operation of around 20%, are clearly observed by FPGA circuit implementations compared with latest methods in the literature.
References
-
-
1)
-
4. Chen, R.D., Chen, P.Y., Yeh, C.H.: ‘Design of an area-efficient one-dimensional median filter’, IEEE Trans Circuits Syst. II, 2013, 60, (10), pp. 662–666 (doi: 10.1109/TCSII.2013.2277987).
-
2)
-
2. Niederhauser, T., Wyss-Balmer, T., Haeberlin, A., et al: ‘Baseline wander filtering algorithms for long term electrocardiography’, IEEE Trans. Biomed. Eng., 2015, 62, (6), pp. 1576–1584 (doi: 10.1109/TBME.2015.2395456).
-
3)
-
7. Hieu, B.V., Beak, S., Choi, S., et al: ‘Thermometer-to-binary encoder with bubble error correction (BEC) for flash analog-to-digital converters (FADC)’. Third Int. Conf. on Communications and Electronics, 2010, pp. 102–106.
-
4)
-
8. Parhami, B.: ‘Computer arithmetic, algorithms and hardware designs’ (Oxford, 2000).
-
5)
-
1. Kang, X., Stamm, M.C., Peng, A., et al: ‘Robust median filtering forensics using an autoregressive model’, IEEE Trans. Inf. Forensics Sec., 2013, 8, (9), pp. 1456–1468 (doi: 10.1109/TIFS.2013.2273394).
-
6)
-
3. Atia, M.M., Georgy, J., Korenberg, M.J., et al: ‘Real-time implementation of mixture particle filter for 3D RISS/GPS integrated navigation solution’, Electron. Lett., 2010, 46, (15), pp. 1083–1084 (doi: 10.1049/el.2010.1633).
-
7)
-
6. Cadenas, J., Megson, G.M., Sherratt, R.S., et al: ‘Fast median calculation method’, Electron. Lett., 2012, 48, (10), pp. 558–560 (doi: 10.1049/el.2012.0343).
-
8)
-
5. Prokin, D., Prokin, M.: ‘Low hardware complexity pipelined rank filter’, IEEE Trans. CircuitsSyst. II, 2010, 57, (6), pp. 446–450.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.1898
Related content
content/journals/10.1049/el.2015.1898
pub_keyword,iet_inspecKeyword,pub_concept
6
6