http://iet.metastore.ingenta.com
1887

Distance-based large margin classifier suitable for integrated circuit implementation

Distance-based large margin classifier suitable for integrated circuit implementation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new learning method for classification problems that is suitable for integrated circuit implementation is presented. The method, which outperforms current approaches in many data sets, is based on a structural description of the learning set represented by a planar graph. The final classification function is composed of a hierarchical mixture of local experts, which yields a large margin classifier for the whole learning set. Since it is based only on distance calculations, on-chip learning can also be executed. The method is also appropriate for online and incremental learning, since model parameters are obtained directly from the data set, without need of user interaction for learning.

References

    1. 1)
    2. 2)
      • S. Haykin . (1999)
        2. Haykin, S.: ‘Neural networks: a comprehensive foundation’ (Prentice-Hall, New Jersey, 1999, 2nd edn).
        .
    3. 3)
    4. 4)
      • M. Holler , S. Tam , H. Castro .
        4. Holler, M., Tam, S., Castro, H., et al: ‘An electrically trainable artificial neural network (ETANN) with 10240 “floating gate” synapses’, IEEE Neural Netw., IJCNN, 1989, pp. 191196.
        . IEEE Neural Netw., IJCNN , 191 - 196
    5. 5)
    6. 6)
      • K.P. Bennett , E.J. Bredensteiner .
        6. Bennett, K.P., Bredensteiner, E.J.: ‘Duality and geometry in SVM classifiers’. Proc. ICML, Standford, CA, USA, July 2000, pp. 5764.
        . Proc. ICML, Standford, CA, USA , 57 - 64
    7. 7)
      • W. Zhang , K. Irwin .
        7. Zhang, W., Irwin, K.: ‘A study of the relationship between support vector machine and Gabriel graph’, IEEE Neural Netw., IJCNN, 2002, 1, pp. 239244.
        . IEEE Neural Netw., IJCNN , 239 - 244
    8. 8)
      • (2013)
        8. ‘UCI machine learning repository’, 2013. [Online]. Available at http://www.archive.ics.uci.edu/ml.
        .
    9. 9)
    10. 10)
    11. 11)
      • J. Demšar .
        11. Demšar, J.: ‘Statistical comparisons of classifiers over multiple data sets’. JMLR, 2006, vol. 7, pp. 130.
        . JMLR , 1 - 30
    12. 12)
      • Y. Dou , S. Vassiliadis , G. Kuzmanov .
        12. Dou, Y., Vassiliadis, S., Kuzmanov, G., et al: ‘64-bit floating-point FPGA matrix multiplication’. ACM Int. Symp. on Field-programmable Gate Arrays, Monterey, CA, USA, February 2005, pp. 8695.
        . ACM Int. Symp. on Field-programmable Gate Arrays , 86 - 95
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.1644
Loading

Related content

content/journals/10.1049/el.2015.1644
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address