access icon free Area-efficient video transform for HEVC applications

A hardware design capable of supporting high-efficiency video coding (HEVC) inverse transform (IDCT) is developed for a 32-point transform unit using a single one-dimensional (1D) transform core with two transposed memories to reduce area overhead. The proposed 1D core employs two calculation paths to obtain high throughput and is able to calculate first-dimensional (1st-D) and second-dimensional (2nd-D) transformations simultaneously along two parallel paths. The results from a practical implementation of the chip demonstrate that the proposed design presents the smallest circuit area among existing 2D transform cores.

Inspec keywords: inverse transforms; video coding

Other keywords: high-efficiency video coding; inverse transform; single one-dimensional transform core; area-efficiency video transform; HEVC; 32-point transform unit

Subjects: Video signal processing; Integral transforms; Image and video coding; Integral transforms

References

    1. 1)
    2. 2)
      • 6. Chiang, P.T., Chang, T.S.: ‘A reconfigurable inverse transform architecture design for HEVC decoder’. Proc. of IEEE Int. Symp. on Circuits and Systems, Beijing, China, May 2013, pp. 10061009.
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 4. Shen, S., Shen, W., Fan, Y., Zeng, X.: ‘A unified 4/8/16/32-point integer IDCT architecture for multiple video coding standards’. Proc. of IEEE Int. Conf. Multimedia Expo, San Jose, CA, USA, July 2012, pp. 788793.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.1085
Loading

Related content

content/journals/10.1049/el.2015.1085
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading