© The Institution of Engineering and Technology
The design of a 4× blind analogue-to-digital converter (ADC)-based receiver implemented in 65 nm CMOS technology is presented. The ADC, which has three levels with two adjustable thresholds, effectively implements a speculative decision-feedback equaliser. By reducing the ADC resolution and by simplifying the digital clock and data recovery design, the power consumption is reduced by a factor of 2 compared with previous works. Measurement results confirm a bit error rate of <10 − 12 at 5 Gbit/s with a high-frequency jitter tolerance of 0.39 and 0.31 UIpp for a 9.3 and a 12.9 dB FR4 channel, respectively. The entire receiver consumes 63 and 86 mW for the respective channels.
References
-
-
1)
-
4. Tyschenko, O., Sheikholeslami, A., Tamura, H., Kibune, M., Yamaguchi, H., Ogawa, J.: ‘A 5 Gb/s ADC-based feed-forward CDR in 65 nm CMOS’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1091–1098 (doi: 10.1109/JSSC.2010.2047156).
-
2)
-
2. Cao, J., et al: ‘A 500 mW digitally calibrated AFE in 65 nm CMOS for 10 Gb/s serial links over backplane and multimode fiber’. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., Grenoble, France, February 2009, pp. 370–371.
-
3)
-
1. Harwood, M., et al: ‘A 12.5 Gb/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery’. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., San Francisco, CA, USA, February 2007, pp. 436–437.
-
4)
-
7. Ting, C., Liang, J., Sheikholeslami, A., Kibune, M., Tamura, H.: ‘A blind baud-rate ADC-based CDR’. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., San Francisco, CA, USA, February 2013, pp. 122–123.
-
5)
-
6. Sarvari, S., Tahmoureszadeh, T., Sheikholeslami, A., Tamura, H., Kibune, M.: ‘A 5 Gb/s speculative DFE for 2x blind ADC-based receivers in 65 nm CMOS’. IEEE Symp. VLSI Circuits Dig. Tech. Pap., Honolulu, HI, USA, June 2010, pp. 69–70.
-
6)
-
8. Jalali, M.S., Ting, C., Abiri, B., Sheikholeslami, A., Kibune, M., Tamura, H.: ‘A 3x blind ADC-based CDR’. IEEE Asian Solid-State Circuits Conf. (ASSCC) Dig. Tech. Pap., Singapore, November 2013, pp. 349–352.
-
7)
-
9. Sheikholeslami, A., Tamura, H.: ‘Design metrics for blind ADC-based wireline receivers (invited paper)’. Proc. IEEE Custom Integrated Circuit Conf. (CICC), San Jose, CA, USA, September 2013, pp. 1–4.
-
8)
-
5. Yamaguchi, H., et al: ‘A 5 Gb/s transceiver in 65 nm CMOS’. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., San Francisco, CA, USA, February 2010, pp. 168–169.
-
9)
-
3. Zhang, B., et al: ‘A 195 mW/55 mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40 nm CMOS’. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Pap., San Francisco, CA, USA, February 2013, pp. 34–35.
-
10)
-
10. Chammas, M., Murmann, B.: ‘A 12 GS/s 81 mW 5 bit time-interleaved flash ADC with background timing skew calibration’, IEEE J. Solid-State Circuits, 2011, 46, (4), pp. 838–847 (doi: 10.1109/JSSC.2011.2108125).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.4441
Related content
content/journals/10.1049/el.2014.4441
pub_keyword,iet_inspecKeyword,pub_concept
6
6