References

• 1. 1)
     • 7. Sanyal, A., Sun, N.: ‘SAR ADC architecture with 98% reduction in switching energy over conventional scheme’, Electron. Lett., 2013, 49, (4), pp. 248–250 (doi: 10.1049/el.2012.3900).
  2. 2)
     • 9. Zhu, Z., Qiu, Z., Liu, M., Ding, R.: ‘A 6-to-10 bit 0.5 V-to-0.9 V reconfigurable 2 MS/s power scalable SAR ADC in 0.18 μm CMOS’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2015, 62, pp. 689–696 (doi: 10.1109/TCSI.2014.2377431).
  3. 3)
     • 1. Ginsburg, B.P., Chandrakasan, A.P.: ‘An energy-efficient charge recycling approach for a SAR converter with capacitive DAC’, IEEE Int. Symp. Circuits Syst., Kobe, Japan, May 2005, 43, pp. 184–187 (doi: 10.1109/ISCAS.2005.1464555).
  4. 4)
     • 6. Zhu, Z., Xiao, Y., Song, X.: ‘Vcm-based monotonic capacitor switching scheme for SAR ADC’, Electron. Lett., 2013, 49, (5), pp. 327–329 (doi: 10.1049/el.2012.3332).
  5. 5)
     • 25. Zhu, Y., Chan, Ch., Chio, U., et al: ‘A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1111–1121 (doi: 10.1109/JSSC.2010.2048498).
  6. 6)
     • 5. Yuan, C., Lam, Y.: ‘Low-energy and area-efficient tri-level switching scheme for SAR ADC’, Electron. Lett., 2012, 48, (9), pp. 482–483 (doi: 10.1049/el.2011.4001).
  7. 7)
     • 4. Rahimi, E., Yavari, M.: ‘Energy-efficient high-accuracy switching method for SAR ADCs’, Electron. Lett., 2014, 50, (6), pp. 499–501 (doi: 10.1049/el.2013.3451).
  8. 8)
     • 2. Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z.: ‘A 10 bit 50 MS/s SAR ADC with a monotonic capacitor switching procedure’, IEEE J. Solid-State Circuits, 2010, 34, pp. 731–740 (doi: 10.1109/JSSC.2010.2042254).
  9. 9)
     • 8. Tong, X., Ghovanloo, M.: ‘Energy-efficient switching scheme in SAR ADC for biomedical electronics’, Electron. Lett., 2015, 51, (9), pp. 676–678 (doi: 10.1049/el.2014.4272).