References

• 1. 1)
     • 1. Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegan, T.: ‘Overview of the high efficiency video coding (HEVC) standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1649–1668 (doi: 10.1109/TCSVT.2012.2221191).
  2. 2)
     • 10. Lee, W., Lee, S., Kim, J.: ‘Pipelined intra prediction using shuffled encoding order for H.264/AVC’. IEEE Region 10 Conf. on TENCON, Hong Kong, China, November 2006, pp. 1–4.
  3. 3)
     • 1. Bross, B., Han, W.-J., Ohm, J.-R., Sullivan, G., Wang, Y.-K., Wiegand, T.: ‘High efficiency video coding (HEVC) text specification draft 10’. Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IECJTC1/SC29/WG11, Geneva, Switzerland, January 2013.
  4. 4)
     • 7. Zhang, H., Ma, Z.: ‘Fast intra mode decision for high-efficiency video coding (HEVC)’, IEEE Trans. Circuits Syst. Video Technol., 2013, 24, (4), pp. 660–668 (doi: 10.1109/TCSVT.2013.2290578).
  5. 5)
     • 8. Liu, Z., Wang, D., Zhu, H., Huang, X.: ‘41.7BN-pixels/s reconfigurable intra prediction architecture for HEVC 2560 × 1600 encoder’. IEEE Int. Conf. on Acoustics, Speech and Signal Processing, Vancouver, Canada, May 2013, pp. 2634–2638.
  6. 6)
     • 5. Li, F., Shi, G., Wu, F.: ‘An efficient VLSI architecture for 4 × 4 intra prediction in the high efficiency video coding (HEVC) standard’. IEEE Int. Conf. on Image Processing, Brussels, Belgium, September 2011, pp. 381–384.
  7. 7)
     • 9. Abramowski, A., Pastuszak, G.: ‘A novel intra prediction architecture for the hardware HEVC encoder’. IEEE Euromicro Conf. on Digital System Design, Los Alamitos, CA, USA, September 2013, pp. 429–436.
  8. 8)
     • 6. Kalali, E., Adibelli, Y., Hamzaoglu, I.: ‘A high performance and low energy intra prediction hardware for high efficiency video coding’. IEEE Int. Conf. on Field Programmable Logic and Applications, Oslo, Norway, August 2012, pp. 719–722.
  9. 9)
     • 3. Lei, H., Yang, Z.: ‘Fast intra prediction mode decision for high efficiency video coding’. Second Int. Symp. Computer, Communication, Control and Automation, Singapore, December 2013, pp. 34–37.
  10. 10)
      • 7. Palomino, D., Sampaio, F., Agostini, L., Bampi, S., Susin, A.: ‘A memory aware and multiplierless VLSI architecture for the complete intra prediction of the HEVC emerging standard’. IEEE Int. Conf. on Image Processing, Orlando, FL, USA, September 2012, pp. 201–204.