© The Institution of Engineering and Technology
A novel high-speed column-line driving scheme having output buffer amplifiers embedded with polarity multiplexer switches is proposed for use in large-sized thin-film transistor liquid-crystal displays. The proposed driving scheme does not have explicit output-polarity switches, resulting in lower settling time. Experimental results in a 1.2 μm 13.5 V CMOS process indicated that using the proposed driving scheme the settling times to reach 99% of target voltages for the dot and column inversions were improved by up to 48.6%. This driving scheme can be applied to class AB- or class B-type amplifiers for liquid-crystal display column drivers and output buffers controlled by output switches.
References
-
-
1)
-
7. Tsai, C.-H., Jia-Hui, : ‘Cross-self-bias rail-to-rail column buffer for 640-channel 6-bit TFT-LCD’, IEEE J. Solid-State Circuits, 2011, 7, pp. 235–241.
-
2)
-
8. Milanesi, A., Buchschacher, P.: ‘A novel offset cancellation circuit for TFT-LCD driver’, SID 04 digest, 2004, 35, (1), pp. 1568–1571.
-
3)
-
6. Kim, J.S., Lee, J.Y., Choi, B.D.: ‘Slew-rate-enhanced rail-to-rail buffer amplifier for TFT LCD data drivers’, Electron. Lett., 2012, 48, (15), pp. 924–925 (doi: 10.1049/el.2012.0438).
-
4)
-
11. Tsai, C.H., Wang, J.H., Zheng, H.Y., Chang, C.T., Wang, C.Y.: ‘A new compact low-offset push-pull output buffer with current positive feedback for a 10-bit LCD source driver’, IET Circuits Devices Syst., 2010, 4, pp. 539–547 (doi: 10.1049/iet-cds.2010.0119).
-
5)
-
C.W. Lu ,
K. Hsu
.
A high-speed low-power rail-to-rail column driver for AMLCD application.
IEEE J. Solid-State Circuits
,
1313 -
1320
-
6)
-
18. Marano, D., Plumbo, G., Pennisi, S.: ‘A new compact low-power high-speed rail-to-rail class-b buffer for LCD applications’, IEEE J. Display Technol., 2010, 6, pp. 184–190 (doi: 10.1109/JDT.2010.2042566).
-
7)
-
3. Ito, R., Itakura, T., Minamizaki, H.: ‘A class AB amplifier for LCD driver’. Symp. on VLSI Circuits Dig. Tech. Pap., Kyoto, Japan, August 2007, pp. 148–149.
-
8)
-
5. Tasi, C.-H., Wang, J.-H., Chang, C.-T., Wang, C.-Y.: ‘High-speed rail-to-rail output buffer amplifier with dynamic-bias circuit’, Electron. Lett., 2009, 45, (24), pp. 1199–1200 (doi: 10.1049/el.2009.2692).
-
9)
-
R. Hogervorst ,
J.P. Tero ,
R.G.H. Eschauzier ,
J.H. Huijsing
.
A compact power-efficient 3V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries.
IEEE J. Solid-State Circuits
,
1505 -
1513
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.3304
Related content
content/journals/10.1049/el.2014.3304
pub_keyword,iet_inspecKeyword,pub_concept
6
6
High-speed column-line driving with polarity switch-embedded output buffer amplifiers for TFT-LCD application