References

• 1. 1)
     • 5. Rosten, E., Drummond, T.: ‘Machine learning for high-speed corner detection’. European Conf. Computer Vision, Graz, Austria, May 2006, pp. 430–443, doi: 10.1007/1174402334.
  2. 2)
     • 3. Shi, C., Yang, J., Han, Y., Cao, Z., Qin, Q., Liu, L., Wu, N.-J., Wang, Z.: ‘A 1000 fps vision chip based on a dynamically reconfigurable hybrid architecture comprising a PE array and self-organizing map neural network’. Int. Solid-State Circuits Conf., San Francisco, CA, USA, February 2014, pp. 128–129, doi: 10.1109/ISSCC.2014.6757367.
  3. 3)
     • 9. Clemons, J., Jones, A., Perricone, R., Savarese, S., Austin, T.: ‘EFFEX: an embedded processor for computer vision based feature extraction’. Design Automation Conf., New York, USA, June 2011, pp. 1020–1025.
  4. 4)
     • 3. Zhang, W., Fu, Q., Wu, N.-J.: ‘A programmable vision chip based on multiple levels of parallel processors’, IEEE J. Solid-State Circuits, 2011, 46, (9), pp. 2132–2147 (doi: 10.1109/JSSC.2011.2158024).
  5. 5)
     • 4. Yang, J., Shi, C., Liu, L., Wu, N.: ‘Heterogeneous vision chip and LBP-based algorithm for high-speed tracking’, Electron. Lett., 2014, 50, (6), pp. 438–439 (doi: 10.1049/el.2014.0033).
  6. 6)
     • 1. Lopich, A., Dudek, P.: ‘A SIMD cellular processor array vision chip with asynchronous processing capabilities’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2011, 58, (10), pp. 2420–2431 (doi: 10.1109/TCSI.2011.2131370).
  7. 7)
     • 10. Dohi, K., Yorita, Y., Shibata, Y., Oguri, K.: ‘Pattern compression of fast corner detection for efficient hardware implementation’. Int. Conf. Field Programmable Logic and Applications, Chania, Greece, September 2011, pp. 478–481doi: 10.1109/FPL.2011.94.
  8. 8)
     • D.G. Lowe . Distinctive image features from scale-invariant keypoints. Int. J. Comput. Vis , 2 , 91 - 110
  9. 9)
     • 7. Jain, R., Kasturi, R., Schunck, B.G.: ‘Machine vision’ (McGraw-Hill, New York, 1995).
  10. 10)
      • 8. Moko, Y., Watanabe, Y., Komuro, T., Ishikawa, M., Nakajima, M., Arimoto, K.: ‘Implementation and evaluation of fast corner detection on the massively parallel embedded processor MX-G’. Computer Vision and Pattern Recognition Workshops, Colorado Springs, CO, USA, June 2011, pp. 157–162, doi: 10.1109/CVP-RW.2011.5981839.