© The Institution of Engineering and Technology
A dual-path capacitor multiplier (DPCM) technique is proposed for on-chip frequency compensation. The DPCM uses two currents to charge and discharge a compensation capacitor concurrently. Consequently, the equivalent capacitance is amplified dramatically with slight increase in silicon area and power. Thanks to the DPCM, the transient response of the DC–DC converter has improved significantly because of the small compensation capacitor. Experimental results demonstrate converter stability and transient response. The transient recovery time of a 450 mA step load change is <30 μs. With the proposed technique, the compensation capacitor is shrunk significantly and adding the compensation resistor would have helped in improving transient response.
References
-
-
1)
-
4. Chen, K.H., Chang, C.J., Liu, T.H.: ‘Bidirectional current-mode capacitor multipliers for on-chip compensation’, IEEE Trans. Power Electron., 2008, 23, (1), pp. 180–188 (doi: 10.1109/TPEL.2007.911776).
-
2)
-
1. Chang, J.S., Oh, H.S., Jun, Y.H., Kong, B.S.: ‘Fast output voltage-regulated PWM buck converter with an adaptive ramp amplitude control’, IEEE Trans. Circuits Syst. II, Express Briefs, 2013, 60, (10), pp. 591–595.
-
3)
-
P.Y. Wu ,
S.Y.S. Tsui ,
P.K.T. Mok
.
Area- and power-efficient monolithic buck converters with pseudo-type III compensation.
IEEE J. Solid-State Circuits
,
8 ,
1446 -
1455
-
4)
-
S. Pennisi
.
CMOS Multiplier for grounded capacitors.
Electron Lett.
,
15 ,
765 -
766
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.0459
Related content
content/journals/10.1049/el.2014.0459
pub_keyword,iet_inspecKeyword,pub_concept
6
6