Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Two-step continuous-time incremental sigma–delta ADC

A two-step continuous-time (CT) incremental sigma–delta (IΣΔ) ADC, which enhances the performance of conventional CT IΣΔ ADCs, is proposed. By pipelining two second-order CT IΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT IΣΔ ADC exhibits the freedom of adjusting its accuracy and speed independently while featuring quite relaxed circuit specifications.

References

    1. 1)
      • 4. Razavi, B.: ‘Principles of Data Conversion System Design’ (Wiley-IEEE Press, New York, 1995).
    2. 2)
      • 3. Garcia, J., Rodriguez, S., Rusu, A.: ‘On continuous-time incremental sigma–delta ADCs with extended range’, IEEE Trans. Instrum. Meas., 2013, 62, (1), pp. 6070 (doi: 10.1109/TIM.2012.2212597).
    3. 3)
      • 2. Garcia, J., Rodriguez, S., Rusu, A.: ‘A low-power CT incremental 3rd order sigma–delta ADC for biosensor applications’, IEEE Trans. Circuits Syst. I, 2013, 60, (1), pp. 2536 (doi: 10.1109/TCSI.2012.2215753).
    4. 4)
      • 1. Markus, J., Silva, J., Temes, G.C.: ‘Theory and applications of incremental ΣΔ converters’, IEEE Trans. Circuits Syst. I, 2004, 51, (4), pp. 678690 (doi: 10.1109/TCSI.2004.826202).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.1096
Loading

Related content

content/journals/10.1049/el.2013.1096
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address