Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

PAD capacitance nulling circuit for QWIP-ROIC hybridisation

PAD capacitance nulling circuit for QWIP-ROIC hybridisation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A PAD capacitance nulling circuit has been investigated to be used in quantum-well infrared photodetector to read-out integrated circuit (QWIP-ROIC) hybridisation. Simulation results show that it is possible to cancel the parasitic capacitance of an analogical PAD in the specific range of detection of a QWIP (outputs from 0.2 to 13 nA). For the same QWIP-ROIC interface, the voltage was found to vary approximately 0.24 mV (0.008%) as opposed to 120 mV when the circuit is not used. Even though the presented circuit has been designed for this specific application, it shows great potential to be employed in all circuits where the input signal is a current and parasitic capacitances in the path of the signal are undesired.

References

    1. 1)
      • Boyle, D.H.: `Low capacitance pad for semiconductor chip testing', U.S., 4,439,727, 27 March 1984.
    2. 2)
      • Johnson H., and Cubitt C., EDN Mag., http://www.signalintegrity.com/Pubs/edn/parasiticpads.htm, accessed 22 July 2012.
    3. 3)
      • Peters, F., Geske, J.: `Low-capacitance bond pads for high speed devices', U.S., 6,465,811 B1, 15 October 2002.
    4. 4)
      • 0.35 µm Analog Standard Cells (C35): ‘APRIOP’, http://asic.austriamicrosystems.com/databooks/c35_a/apriop.html, accessed 22 July 2012.
    5. 5)
    6. 6)
      • Burns, L.M., Mitchel, N., Bradshaw, T., Woo, C.: `Reduced capacitance component mounting pads and capacitance reduction methods for high frequency multi-layer printed circuit boards', U.S., 6,020,562, 1 February 2000.
    7. 7)
      • P.R. Gray . (2001) Multiple-transistor amplifier stages’ , Analysis and design of analog integrated circuits.
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.2853
Loading

Related content

content/journals/10.1049/el.2012.2853
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address