Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Characterisation of silicon through-vias for wafer-level interconnection with glass reflows

Characterisation of silicon through-vias for wafer-level interconnection with glass reflows

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A report is presented on the fabrication and characterisation of a vertical interconnection substrate which uses silicon vias surrounded by glass in an effort to solve existing problems with the conventional method, i.e. voids in the via, cracking during a high-temperature process, and isolation failure between the via and the substrate. The silicon via and integrated glass are fabricated by means of DRIE with silicon and a glass-reflow process, respectively. The fabrication results demonstrated that the silicon via is void-free and perfectly isolated. The resistance of the via was measured to be 91.9 mΩ on average with 23.4 mΩ standard deviation. The substrate is expected to be applied to electrical interconnection of electrostatically actuated devices as well as to micro-device packaging at the wafer level.

References

    1. 1)
      • Yoo, B.W., Park, J.H., Ha, J.G., Kim, Y.K.: `Through wafer interconnects (TWIn) realized by thermal diffusion of boron in p-type silicon wafer', Proc. of 12th Korean MEMS Conf., April 2010, Busan, Republic of Korea, p. 143.
    2. 2)
      • Merz, P., Quenzer, H.J., Bernt, H., Wanger, B., Zoberbier, M.: `A novel micromachining technology for structuring borosilicate glass substrates', 12thInt. Conf. on Transducers, Solid-State Sensors, Actuators and Microsystems, June 2003, Boston, MA, USA, p. 258–261.
    3. 3)
    4. 4)
    5. 5)
      • Haque, R.M., Serrano, D.E., Gao, X., Shirazi, A.N., Keesara, V., Ayazi, F., Wise, K.D.: `Hermetic packaging of resonators with vertical feedthroughs using a glass-in-silicon reflow process', 16thInt. Conf. on Transducers, Solid-State Sensors, Actuators and Microsystems, June 2011, Beijing, China, p. 2303–2306.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.2821
Loading

Related content

content/journals/10.1049/el.2012.2821
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address