%0 Electronic Article %A A. Beirami %A H. Nejati %A W.H. Ali %K variability-aware discrete-time chaotic-map truly random number generator %K discrete-time zigzag map %K chaotic map parameters %K generated bit sequence %K circuit parameter variations %K low power consumption %K TRNG statistical test %X Presented is a circuit implementation for the discrete-time zigzag map, which exhibits high speed, low power consumption, and above all resilience to process variations. Circuit parameter variations result in alteration of the chaotic map parameters, such as the slope and the location of the breakpoints in the map, which in turn degrade the randomness of the generated bit sequence or even cause the saturation problem when the map is used in a truly random number generator (TRNG). Because of the resilience of the presented circuit implementation to process variations, a truly random sequence is obtained that passes all the TRNG statistical test suites, after very simple post-processing of the output bit sequence. %@ 0013-5194 %T Zigzag map: a variability-aware discrete-time chaotic-map truly random number generator %B Electronics Letters %D November 2012 %V 48 %N 24 %P 1537-1538 %I Institution of Engineering and Technology %U https://digital-library.theiet.org/;jsessionid=c9gube69a5fk.x-iet-live-01content/journals/10.1049/el.2012.2762 %G EN