http://iet.metastore.ingenta.com
1887

Zigzag map: a variability-aware discrete-time chaotic-map truly random number generator

Zigzag map: a variability-aware discrete-time chaotic-map truly random number generator

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
Other:
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Presented is a circuit implementation for the discrete-time zigzag map, which exhibits high speed, low power consumption, and above all resilience to process variations. Circuit parameter variations result in alteration of the chaotic map parameters, such as the slope and the location of the breakpoints in the map, which in turn degrade the randomness of the generated bit sequence or even cause the saturation problem when the map is used in a truly random number generator (TRNG). Because of the resilience of the presented circuit implementation to process variations, a truly random sequence is obtained that passes all the TRNG statistical test suites, after very simple post-processing of the output bit sequence.

References

    1. 1)
      • 1 onward link is available for this reference.
      • CrossRef
    2. 2)
      • 1 onward link is available for this reference.
      • CrossRef
    3. 3)
      • 1 onward link is available for this reference.
      • CrossRef
    4. 4)
      • Beirami, A., Nejati, H., Massoud, Y.: `A performence metric for discrete-time chaos-based truly random number generators', Proc. of IEEE Midwest Symp. on Circuits and Systems, (MWSCAS 2008), 2008, Knoxville, TN, USA, p. 133–136.
    5. 5)
      • 1 onward link is available for this reference.
      • CrossRef
    6. 6)
      • 1 onward link is available for this reference.
      • CrossRef
    7. 7)
      • 1 onward link is available for this reference.
      • CrossRef
    8. 8)
      • International Technology Roadmap for Semiconductors (ITRS). http://public.itrs.net.
    9. 9)
      • Nassif, S.: `Modeling and analysis of manufacturing variations', IEEE CICC, 2001, San Diego, CA, USA, p. 223–228.
    10. 10)
      • Addabbo, T., Alioto, M., Fort, A., Rocchi, S., Vignoli, V.: `Efficient post-processing module for a chaos-based random bit generator', IEEE ICECS, 2006, Nice, France, p. 1224–1227.

Related content

content/journals/10.1049/el.2012.2762
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
The next generation
This is a required field
Please enter a valid email address