Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Designing digital subthreshold CMOS circuits using parallel transistor stacks

Designing digital subthreshold CMOS circuits using parallel transistor stacks

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A method for designing faster digital CMOS circuits operating in the subthreshold mode is proposed. Since the threshold voltage may be lower at narrower widths owing to the inverse-narrow-width effect in modern nanometre MOSFETs, the subthreshold current may be higher than expected at these narrow widths. It is shown that using only transistor widths that maximise the current-to-capacitance ratio, either individually or in parallel stacks, as appropriate, leads to faster circuits. Speed increases of up to 2.85 times have been demonstrated in ring oscillator simulations.

References

    1. 1)
      • Xinfu, L., Kheeyong, L., Zhihua, W., Zhibin, X., Yongping, D., Hao, N., Yanping, W., Yanping, S., Bin, T., Louis, L., Sally, C., Xing, Y., Feng, H., Yang, S.: `A study of inverse narrow width effect of 65nm low power CMOS technology', 9thInt. Conf. on Solid-State and Integrated-Circuit Technology, (ICSICT), October 2008, Beijing, China, p. 1138–1141.
    2. 2)
      • A. Wang , B.H. Calhoun , A.P. Chandrakasan . (2006) Sub-threshold design for ultra low-power systems.
    3. 3)
    4. 4)
    5. 5)
      • N.H.E. Weste . (2005) CMOS VLSI design: a circuits and systems perspective.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2011.0141
Loading

Related content

content/journals/10.1049/el.2011.0141
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
Interview
This is a required field
Please enter a valid email address