Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

A simulation study to quantify the advantages of silicon-on-insulator (SOI) technology for low power

A simulation study to quantify the advantages of silicon-on-insulator (SOI) technology for low power

For access to this article, please select a purchase option:

Buy conference paper PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Seminar Low Power IC Design — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Inspec keywords: asynchronous circuits; carrier mobility; circuit simulation; logic simulation; adders; MOS logic circuits; integrated circuit design; logic CAD; timing; silicon-on-insulator; capacitance; low-power electronics

Subjects: Computer-aided logic design; Other MOS integrated circuits; Electronic engineering computing; Computer-aided circuit analysis and design; Semiconductor integrated circuit design, layout, modelling and testing; Digital circuit design, modelling and testing; Logic and switching circuits; Logic circuits; Metal-insulator-semiconductor structures

Related content

content/conferences/10.1049/ic_20010017
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address