Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Designing in silicon

Designing in silicon

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Advanced Signal Processing — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter provides an overview of the various design methods available for the realisation of digital logic circuits used in signal processing with particular emphasis on silicon structures. The traditional methods of designing logic systems by deriving an optimum interconnection of basic logic modules (such as the SN74 series) using a mix of intuitive and theoretical techniques are no longer applicable to today's technol ogy. The major reason for this lies in the complexity of the systems which we are now capable of designing and the need to realise these designs in terms of integrated circuit technology designing in silicon.

Inspec keywords: integrated circuit design; silicon; elemental semiconductors; integrated circuit interconnections; logic circuits

Other keywords: logic module interconnection; integrated circuit technology; digital logic circuit design method; signal processing; Si

Subjects: Logic circuits

Preview this chapter:
Zoom in
Zoomout

Designing in silicon, Page 1 of 2

| /docserver/preview/fulltext/books/te/pbte013e/PBTE013E_ch14-1.gif /docserver/preview/fulltext/books/te/pbte013e/PBTE013E_ch14-2.gif

Related content

content/books/10.1049/pbte013e_ch14
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address